Parallel FPGA implementation of RSA with residue number systems – can side-channel threats be avoided (2003)

by Mathieu Ciet , Michael Neve , Eric Peeters , Jean-jacques Quisquater
Venue:46 th . International Midwest Symposium on Circuits and Systems: MWSCAS ’03
Citations:10 - 0 self