An FPGA-Based Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists (2001)

by AJ Elbirt , W Yip , B Chetwynd , C Paar
Venue:IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Citations:42 - 8 self