Abstract

This paper reports the results of a study of VAX-11/780 processor performance using a novel hardware monitoring technique. A micro-PC histogram monitor was built for these measurements. It keeps a count of the number of microcode cycles executed at each microcode location. Measurement experiments were performed on live timesharing workloads as well as on synthetic workloads of several types. The histogram counts allow the calculation of the frequency of various architectural events, such as the frequency of different types of opcodes and operand specifiers, as well as the frequency of some implementation-specific events, such as translation buffer misses. The measurement technique also yields the amount of processing time spent in various activities, such as ordinary microcode computation, memory management, and processor stalls of different kinds. This, paper reports in detail the amount of time the 'average'fVAX instruction spends in these activities. 1.

Citations

26	A Case Study of VAX-11 Instruction Set Usage For Compiler Execution - Wiecek - 1982
23	An instruction timing model of cpu performance - Peuto, Shustek - 1977
10	Empirical evaluation of some features of instruction set processor architecture - Lunde - 1977
4	Computer Programming and Architecture: The VAX-11 - Levy, Eckhouse - 1980
4	An analysis of a Mesa instruction set using dynamic instruction frequencies - McDaniel - 1982
4	VAX-11/780--A Virtual Address Extension for the PDP-11 Family Computers - Strecker - 1978
2	Comparative Analysis of Computer Architectures - Huck - 1983
1	EK-VAXAR-RM-001, Digital Euipment Corp - No - 1982
1	Survey of Remote Terminal Emulators - Watkins, Abrams - 1977
1	Comparative Analysis of Computer Architectures - C - 1983
1	Survey of Remote Te&aI Emulators - Watkins, Abrams - 1977