Optimal 2-D cell layout with integrated transistor folding (1998)

Cached

Download Links

by Avaneendra Gupta
Venue:In Proceedings of International Conference on Computer Aided Design
Citations:5 - 0 self