An Efficient Algorithm for Statistical Minimization of Total Power under Timing Yield Constraints

An Efficient Algorithm for Statistical Minimization of Total Power under Timing Yield Constraints (2005)

Cached

Download Links

[www.gigascale.org]

Other Repositories/Bibliography

DBLP

by Murari Mani , Anirudh Devgan , Michael Orshansky

Venue:	In DAC
Citations:	26 - 0 self

BibTeX

@INPROCEEDINGS{Mani05anefficient,
    author = {Murari Mani and Anirudh Devgan and Michael Orshansky},
    title = {An Efficient Algorithm for Statistical Minimization of Total Power under Timing Yield Constraints},
    booktitle = {In DAC},
    year = {2005},
    pages = {309--314}
}

Bookmark

OpenURL

Abstract

Power minimization under variability is formulated as a rigorous statistical robust optimization program with a guarantee of power and timing yields. Both power and timing metrics are treated probabilistically. Power reduction is performed by simultaneous sizing and dual threshold voltage assignment. An extremely fast run-time is achieved by casting the problem as a second-order conic problem and solving it using efficient interior-point optimization methods. When compared to the deterministic optimization, the new algorithm, on average, reduces static power by 31 % and total power by 17 % without the loss of parametric yield. The run time on a variety of public and industrial benchmarks is 30X faster than other known statistical power minimization algorithms.

Citations

2134	Convex Optimization - Boyd, Vandenberghe - 2004
152	Stochastic Programming - Prékopa - 1995
147	TILOS: A Posynomial Programming Approach to Transistor Sizing - Fishburn, Dunlop - 1985
136	Statistical timing analysis considering spatial correlations using a single pert-like traversal - Chang, Sapatnekar - 2003
87	Introduction to Multivariate Analysis - Chatfield, Collins - 1996
40	taxes and failing chips - Visweswariah - 2003
27	et al. Parameter variations and impact on circuits and microarchitecture - Borkar - 2003
27	E.T.A.F.: Gate Sizing Using a Statistical Delay Model - Berkelaar, Jacobs - 2000
23	et al., “New paradigm of predictive MOSFET and interconnect modeling for early circuit design - Cao - 2000
19	Static Power Optimization of Deep Submicron CMOS Circuits for Dual VT - Wang, Vradhula - 1998
18	Statistical optimization of leakage power considering process variations using dual-Vth and sizing - Srivastava
16	A new statistical optimization algorithm for gate sizing - Mani, Orshansky
8	et al., “CMOS Scaling into the Nanometer Regime - Taur - 1997
8	A Heuristic for Optimizing Stochastic Activity Networks with Applications to Statistical Digital Circuit Sizing - Kim, Boyd, et al. - 2007
8	et al., “Matching Properties of MOS Transistors - Pelgrom - 1989
7	et al., “Stand-by Power Minimization through Simultaneous Threshold Voltage selection and Circuit Sizing - Sirichotiyakul - 1999
6	et al. Methods for true energy-performance optimization - Markovic, Stojanovic
5	et al., Methods for true power minimization - Brodersen - 2002
4	et al. Subthreshold leakage modeling and reduction techniques - Kao, Narendra - 2002
3	et al., “Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization - Nguyen - 2003
2	et al., “Uncertainty aware circuit Optimization - Bai - 2002
2	et al., “Novel sizing algorithm for yield improvement under process variation in nanometer technology - Seung
2	et al. Fast and Exact Transistor Sizing Based on Iterative Relaxation - Sundararajan - 2002
1	et al., “A methodology to Improve Timing Yield - Raj