Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics

Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics (2004)

Cached

Download Links

Other Repositories/Bibliography

DBLP

by Fei Li , Yan Lin , Lei He , Jason Cong

Venue:	FPGA'04
Citations:	34 - 12 self

BibTeX

@MISC{Li04low-powerfpga,
    author = {Fei Li and Yan Lin and Lei He and Jason Cong},
    title = {Low-Power FPGA Using Pre-defined Dual-Vdd/Dual-Vt Fabrics},
    year = {2004}
}

Years of Citing Articles

Bookmark

OpenURL

Abstract

Traditional FPGAs use uniform supply voltage Vdd and uniform threshold voltage Vt. We propose to use pre-defined dual-Vdd and dual-Vt fabrics to reduce FPGA power. We design FPGA circuits with dual-Vdd/dual-Vt to e#ectively reduce both dynamic power and leakage power, and define dual-Vdd/dual-Vt FPGA fabrics based on the profiling of benchmark circuits. We further develop CAD algorithms including power-sensitivity based voltage assignment and simulated-annealing based placement to leverage such fabrics. Compared to the conventional fabric using uniform Vdd/Vt at the same target clock frequency, our new fabric using dual Vt achieves 9% to 20% power reduction. However, the pre-defined FPGA fabric using both dual Vdd and dual Vt only achieves on average 2% extra power reduction. It is because that the pre-designed dual-Vdd layout pattern introduces non-negligible performance penalty. Therefore, programmability of supply voltage is needed to achieve significant power saving for dual-Vdd FPGAs. To our best knowledge, it is the first in-depth study on applying both dual-Vdd and dual-Vt to FPGA considering circuits, fabrics and CAD algorithms.

Citations

480	Physics of Semiconductor Devices - Sze - 1981
394	Architecture and CAD for Deep-submicron FPGAs - Betz, Rose, et al. - 1999
185	TILOS: A posynomial programming approach to transistor sizing - Fishburn, Dunlop - 1985
141	Clustered Voltage Scaling Technique for LowPower - Usami, al - 1995
78	Dual-threshold voltage techniques for low-power digital circuits - Kao, Chandrakasan - 2000
68	Architecture Evaluation for Power-Efficient FPGAs - Li, Chen, et al.
63	J.M.; “Managing power and performance for system-on-chip designs using voltage islands - Lackey, Zuchowski, et al.
48	RASP: A General Logic Synthesis System for SRAM-based FPGAs - Cong, Peck, et al. - 1996
47	Low-energy embedded fpga structures - Kusse, Rabaey - 1998 (Show Context) Citation Context ..., Monterey, California, USA. Copyright 2004 ACM 1-58113-829-6/04/0002 ...$5.00. 1. INTRODUCTION Power has become an increasingly important design constraint. FPGAs are less power efficient than ASICs =-=[1]-=- due to the overhead for programmability. There have been several studies to reduce FPGA power. [1] introduced hierarchical interconnects to reduce interconnect power, but they do not consider deep su...
33	On gate level power optimization using dual-supply voltages - Chen, Srivastava, et al. - 2001
33	FPGA power reduction using configurable Dual-VDD - Li, Lin, et al.
29	Utilizing Surplus Timing for Power Reduction - Hamada, Ootaguro, et al. - 2001
25	Level Conversion for Dual-Supply Systems - Ishihara, Sheikh, et al. - 2004
22	Methods for true power minimization - Brodersen, Horowitz, et al. - 2002
18	SIS: A system for sequential circuit synthesis. Memorandum UCB/ERL - al - 1992
17	et al., “Automated low-power technique exploiting multiple supply voltage applied to a media processor - Usami - 1998
14	et al, “A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme - Hamada - 1998
10	et al., “Pushing ASIC Performance in a Power Envelope - Puri - 2003