|
4
|
Modeling and Optimization of VLSI Interconnects
– Lei He
- 1999
|
|
90
|
Performance optimization of VLSI interconnect layout
– Jason Cong, Lei He, Cheng-kok Koh, Patrick H. Madden
- 1996
|
|
14
|
Wire Sizing as a Convex Optimization Problem: Exploring the Area-Delay Tradeoff
– Sachin S. Sapatnekar
- 1996
|
|
2
|
Optimal Design of Macrocells for Low Power and High Speed
– Piyush K. Sancheti, Sachin S. Sapatnekar
- 1996
|
|
10
|
Power vs. Delay in Gate Sizing: Conflicting Objectives?
– Sachin S. Sapatnekar, Weitong Chuang
- 1995
|
|
8
|
Power-Delay Optimizations in Gate Sizing
– Sachin S. Sapatnekar, Weitong Chuang
- 2000
|
|
26
|
New Algorithms for Gate Sizing: A Comparative Study
– Olivier Coudert, Ramsey Haddad, S. Manne, Srilatha Manne
- 1996
|
|
13
|
Optimizing dominant time constant in RC circuits
– Lieven Vandenberghe, Stephen Boyd, Abbas El Gamal
- 1996
|
|
5
|
Mixed Swing Techniques for Low Energy/Operation Datapath Circuits
– Ram Kumar Krishnamurthy
- 1997
|
|
5
|
Interconnect Design Using Convex Optimization
– Piyush K. Sancheti, Sachin S. Sapatnekar
- 1994
|
|
1
|
Sakallah, “Optimization of critical paths in circuits withlevel-sensitive latches
– Timothy M. Burks, Karem A. Sakallah
- 1994
|
|
1
|
Macro-Driven Circuit Design Methodology for High-Performance Datapaths
– Mahadevamurty Nemani, Vivek Tiwari
- 2000
|
|
|
Novel Modeling and Optimization Techniques for Nano-Scale VLSI Designs
– Sanghamitra Roy
- 2008
|
|
13
|
Speeding up Pipelined Circuits through a Combination of Gate Sizing and Clock Skew Optimization
– Harsha Sathyamurthy, Sachin S. Sapatnekar, John P. Fishburn
- 1995
|
|
36
|
Optimal design of a CMOS op-amp via geometric programming
– Maria Del Mar Hershenson, Stephen P. Boyd, Thomas H. Lee
- 2001
|
|
1
|
Simultaneous Allocation And Scheduling Using Convex Programming Techniques
– Shankar Ramaswamy, Prithviraj Banerjee
- 1995
|
|
7
|
Theory and Algorithm of Local-Refinement Based Optimization with Application to Device and Interconnect Sizing
– Jason Cong, Lei He
- 1999
|
|
7
|
Theory and Algorithm of Local-Refinement-Based Optimization with Application to Device and Interconnect Sizing
– Jason Cong, Lei He
- 1999
|
|
|
Timing Optimization By Gate Resizing And Critical Path Identification
– Chen-Liang Fang, Wen-Ben Jone
- 1995
|