Timing and Area Optimization for Standard-Cell VLSI Circuit Design (1995)

Cached

Download Links

by Weitong Chuang , Sachin S. Sapatnekar , Ibrahim N. Hajj
Citations:17 - 1 self

Document Versions

Timing and Area Optimization for Standard-Cell VLSI Circuit Design –Weitong Chuang, Sachin S. Sapatnekar, Ibrahim N. Hajj — 1995