|
81
|
An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization
– Sachin S. Sapatnekar, Vasant B. Rao, Pravin M. Vaidya, Sung-mo Kang
- 1993
|
|
147
|
TILOS: A posynomial programming approach to transistor sizing
– J P Fishburn, A E Dunlop
- 1985
|
|
38
|
Optimal Wiresizing for Interconnects with Multiple Sources
– Jason Cong, Lei He
- 1996
|
|
161
|
Signal Delay in RC Tree Networks
– J Rubinstein, P Penfield, M A Horowitz
- 1983
|
|
31
|
L.T.: A sequential quadratic programming approach to concurrent gate and wire sizing
– N Menezes, R Baldick, Pileggi
- 1995
|
|
37
|
A.Dunlop, ”Optimization-based transistor sizing”, in
– J M Shyu, A L Sangiovanni, J Fishburn
- 1988
|
|
49
|
Simulataneous Driver and Wire Sizing for Performance and Power Optimization
– Jason Cong, Cheng-kok Koh
- 1994
|
|
41
|
RC Interconnect Optimization under the Elmore Delay Model
– Sachin S. Sapatnekar
- 1994
|
|
48
|
Optimal Wiresizing Under the Distributed Elmore Delay Model
– Jason Cong, Kwok-shing Leung
- 1993
|
|
37
|
Geometric programming: methods, computations and applications
– J Ecker
- 1980
|
|
90
|
Performance optimization of VLSI interconnect layout
– Jason Cong, Lei He, Cheng-kok Koh, Patrick H. Madden
- 1996
|
|
9
|
Delay and area optimization in standard-cell design
– S Lin, M Marek-Sadowska, E S Kuh
- 1990
|
|
7
|
Simultaneous Transistor and Interconnect Sizing Using General Dominance Property
– Jason Cong, Lei He
- 1995
|
|
13
|
Delay And Area Optimization For Discrete Gate Sizes Under Double-Sided Timing Constraints
– Weitong Chuang, Sachin S. Sapatnekar, Ibrahim N. Hajj
- 1993
|
|
321
|
The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers
– W C Elmore
- 1948
|
|
71
|
CMOS circuit speed and buffer optimization
– N Hedenstierna, K O Jeppson
- 1987
|
|
24
|
Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation
– C P Chen, Y W Chang, D F Wong
- 1996
|
|
15
|
Post Routing Performance Optimization via Multi-Link Insertion and Non-Uniform Wiresizing
– Tianxiong Xue, Ernest S. Kuh
- 1995
|
|
8
|
An Iterative Gate Sizing Approach with Accurate Delay Evaluation
– G Chen, H Onodera, K Tamaru
- 1995
|
