Timing and Area Optimization for Standard-Cell VLSI Circuit Design (1995)

Cached

Download Links

by Weitong Chuang , Sachin S. Sapatnekar , Ibrahim N. Hajj
Citations:16 - 1 self

Documents Related by Co-Citation

90 An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization – Sachin S. Sapatnekar, Vasant B. Rao, Pravin M. Vaidya, Sung-mo Kang - 1993
164 TILOS: a posynomial programming approach to transistor sizing – J P Fishburn, A E Dunlop - 1985
41 Optimal Wiresizing for Interconnects with Multiple Sources – Jason Cong, Lei He - 1996
180 Signal delay in rc tree networks – Paul Penfield, Jorge Rubinstein - 1983
53 Optimal Wiresizing Under the Distributed Elmore Delay Model – Jason Cong, Kwok-shing Leung - 1993
50 Simulataneous Driver and Wire Sizing for Performance and Power Optimization – Jason Cong, Cheng-kok Koh - 1994
46 RC interconnect optimization under the Elmore delay model – Sachin S. Sapatnekar - 1994
33 A sequential quadratic programming approach to concurrent gate and wiring sizing – N Menezes, R Baldick, L T Pileggi - 1995
39 Geometric programming: methods, computations and applications – J Ecker - 1980
38 Optimization-based transistor sizing – J-M Shyu, A Sangiovanni-Vincentelli, J P Fishburn, A E Dunlop - 1988
9 Delay and Area Optimization in Standard-Cell Design – S Lin, M Marek-Sadowska, E S Kuh - 1990
6 Simultaneous Transistor and Interconnect Sizing Using General Dominance Property – Jason Cong, Lei He - 1995
13 Delay And Area Optimization For Discrete Gate Sizes Under Double-Sided Timing Constraints – Weitong Chuang, Sachin S. Sapatnekar, Ibrahim N. Hajj - 1993
366 The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers – W C Elmore - 1948
138 Clock skew optimization – J P Fishburn - 1990
79 CMOS circuit speed and buffer optimization – N Hedenstierna, K O Jeppson - 1987
28 Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation – C-P Chen, Y-W Chang, D F Wong - 1996
109 Optimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model – John Lillis, Chung-kuan Cheng, Senior Member, Ting-ting Y. Lin - 1995
7 An Iterative Gate Sizing Approach with Accurate Delay Evaluation – G Chen, H Onodera, K Tamaru - 1995