Simultaneous Gate Sizing and Placement (2000)

Cached

Download Links

by Wei Chen , Cheng-ta Hsieh , Massoud Pedram
Venue:IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Citations:11 - 2 self

Document Versions

Simultaneous Gate Sizing and Placement –Wei Chen, Cheng-ta Hsieh, Massoud Pedram — 2000 — IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems