Wire Sizing as a Convex Optimization Problem: Exploring the Area-Delay Tradeoff (1996)

Cached

Download Links

by Sachin S. Sapatnekar
Venue:IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN
Citations:14 - 0 self

Documents Related by Co-Citation

147 TILOS: A posynomial programming approach to transistor sizing – J P Fishburn, A E Dunlop - 1985
81 An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization – Sachin S. Sapatnekar, Vasant B. Rao, Pravin M. Vaidya, Sung-mo Kang - 1993
36 GLOBAL INTERCONNECT SIZING AND SPACING WITH CONSIDERATION OF COUPLING CAPACITANCE – Jason Cong, et al. - 1997
90 Performance optimization of VLSI interconnect layout – Jason Cong, Lei He, Cheng-kok Koh, Patrick H. Madden - 1996
37 Geometric programming: methods, computations and applications – J Ecker - 1980
31 L.T.: A sequential quadratic programming approach to concurrent gate and wire sizing – N Menezes, R Baldick, Pileggi - 1995
49 Simulataneous Driver and Wire Sizing for Performance and Power Optimization – Jason Cong, Cheng-kok Koh - 1994
161 Signal Delay in RC Tree Networks – J Rubinstein, P Penfield, M A Horowitz - 1983
22 Optimal Wire and Transistor Sizing for Circuits with Non-Tree Topology – Lieven Vandenberghe, Stephen Boyd, Abbas El Gamal - 1997
37 A.Dunlop, ”Optimization-based transistor sizing”, in – J M Shyu, A L Sangiovanni, J Fishburn - 1988
26 Optimal Wiresizing under Elmore Delay Model – J Cong, K S Leung - 1995
18 Fitted elmore delay: A simple and accurate interconnect delay model – A I ABOU-SEIDO, B NOWAK, C CHU - 2002
35 Closed form solution to simultaneous buffer insertion/sizing and wire sizing – Chris C. N. Chu, D. F. Wong - 1997
48 Optimal Wiresizing Under the Distributed Elmore Delay Model – Jason Cong, Kwok-shing Leung - 1993
38 Optimal Wiresizing for Interconnects with Multiple Sources – Jason Cong, Lei He - 1996
311 Asymptotic waveform evaluation for timing analysis – L Pillage, R Rohrer - 1990
208 Interior point polynomial methods in convex programming – Y E Nesterov, A Nemirovski - 1994
10 Greedy wire-sizing is linear time – C C N Chu, D F Wong - 1998
26 Interconnect Tuning Strategies for High-Performance ICs – Andrew B. Kahng, Sudhakar Muddu, Egino Sarto, Rahul Sharma - 1998