The ALPBench Benchmark Suite for Complex Multimedia Applications (2005)

by Man-lap Li , Ruchira Sasanka , Sarita V. Adve , Yen-kuang Chen , Eric Debes
Venue:In Proc. of the IEEE Int. Symp. on Workload Characterization
Citations:23 - 0 self

Documents Related by Co-Citation

962 The SPLASH-2 programs: Characterization and methodological considerations – Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, Anoop Gupta - 1995
150 The PARSEC benchmark suite: Characterization and architectural implications – Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, Kai Li - 2008
748 MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems – Chunho Lee, Miodrag Potkonjak, William H. Mangione-smith
843 Wattch: A Framework for Architectural-Level Power Analysis and Optimizations – David Brooks, Vivek Tiwari, Margaret Martonosi - 2000
25 Last Level Cache (LLC) performance of data-mining workloads on a CMP—A case study of parallel bioinformatics workloads – Aamer Jaleel, Matthew Mattina, Bruce Jacob - 2006
30 Recognition, Mining and Synthesis Moves Computers to the Era of Tera – Pradeep Dubey - 2005
187 The Landscape of Parallel Computing Research: A View from Berkeley – Krste Asanovic, Ras Bodik, Bryan Christopher Catanzaro, Joseph James Gebis, Kurt Keutzer, David A. Patterson, William Lester Plishker, John Shalf, Samuel Webb Williams, Katherine A. Yelick, Meetings Jim Demmel, William Plishker, John Shalf, Samuel Williams, Katherine Yelick - 2006
3637 D.A.Patterson, “Computer Architecture: A quantitative Approach”, Fourth edition – J L Hennessy - 2007
76 Optimization Principles and Application Performance Evaluation of a Multithreaded GPU Using CUDA Abstract – Shane Ryoo, Christopher I. Rodrigues, Sara S. Baghsorkhi, Sam S. Stone
10 Physical simulation for animation and visual effects: parallelization and characterization for chip multiprocessors – Christopher J. Hughes, Radek Grzeszczuk, Eftychios Sifakis, Daehyun Kim, Sanjeev Kumar, Andrew P. Selle, Jatin Chhugani, Matthew Holliman, Yen-kuang Chen - 2007
176 Transactional Locking II – Dave Dice, Ori Shalev, Nir Shavit - 2006
47 An effective hybrid transactional memory system with strong isolation guarantees – Chi Cao Minh, Martin Trautmann, Jaewoong Chung, Austen Mcdonald, Nathan Bronson, Jared Casper, Christos Kozyrakis, Kunle Olukotun - 2007
39 Biobench: A benchmark suite of bioinformatics applications – Kursad Albayraktaroglu, Aamer Jaleel, Xue Wu, Manoj Franklin, Bruce Jacob, Chau-wen Tseng, Donald Yeung - 2005
35 MineBench: A Benchmark Suite for Data Mining Workloads – Ramanathan Narayanan, Berkin Özıs. Ikyılmaz, Joseph Zambreno, Gokhan Memik, Alok Choudhary - 2006
66 STAMP: Stanford Transactional Applications for Multi-Processing – Chí Cao Minh, Jaewoong Chung, Christos Kozyrakis, Kunle Olukotun
3 A 480-MHz, multi-phase interleaved buck DC-DC converter with hysteretic control – G Schrom, P Hazucha, J Hahn, D S Gardner, B A Bloechel, G Dermer, S G Narendra, T Karnik, V De - 2004
9 A 233-MHz 80%–87% efficient four-phase DC–DC converter utilizing air-core inductors on package – P HAZUCHA, G SCHROM, J HAHN
3 KIAEI S.: ‘A multi-stage interleaved synchronous buck converter with integrated output filter in a 0.18 mm SiGe process – S ABEDINPOUR, B BAKKALOGLU
74 Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling – Greg Semeraro, Grigorios Magklis, Rajeev Balasubramonian, David H. Albonesi, Sandhya Dwarkadas, Hya Dwarkadas, Michael L. Scott - 2002