A 0.9V 12mW 5MSPS algorithmic ADC with 77dB SFDR (2005)

Cached

Download Links

by Jipeng Li , Gil-cho Ahn , Student Member , Dong-young Chang , Un-ku Moon , Senior Member
Venue:IEEE J. Solid-State Circuits
Citations:5 - 3 self

Documents Related by Co-Citation

6 A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC – E Siragusa, I Galton - 2004
234 Analog integrated circuit design – D Johns, K Martin - 2008
14 Switched opamp: An approach to realize full CMOS SC circuits at very low supply voltages – J Crols, M Steyaert - 1994
5 A 1.4-V 10-bit 25 MSPS pipelined ADC using opamp-reset switching technique – D Chang, U Moon - 2003
2 et al, “A 0.6-V 82-dB Delta-Sigma Audio ADC Using Switched-RC Integrators – G-C Ahn - 2005
37 A 10-b 20-Msample/s analog-to-digital converter – Stephen H. Lewis, H. Scott Fetterman, George F. Gross, R. Ramach, T. R. Viswanathan, Senior Member - 1992
5 A 3-V 340 mW 14-b 75 Msample/s CMOS ADC with 85-dB SFDR at Nyquist input – W Yang, D Kelly, I Mehr, M Sayuk, L Singer - 2001
17 Digital Cancellation of D/A Converter Noise in Pipelined A/D Converters – Ian Galton - 2000
13 Background calibration techniques for multistage pipelined ADCs with digital redundancy – Jipeng Li, Student Member, Un-ku Moon, Senior Member - 2003
33 fast-setting CMOS op amp for SC circuits with 90-dB gain – K Bult, G J G M Geelen - 1990
16 Optimizing the Stage Resolution in Pipelined, Multistage, Analog-to-Digital Converters for Video Rate Applications – S H Lewis - 1992
6 A 14-b 12-MS/s CMOS Pipeline ADC With Over 100-dB SFDR – Yun Chiu, Student Member, Paul R. Gray, Borivoje Nikolić - 2004
18 A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2-µm CMOS – D W Cline, P R Gray
38 A 1.5-V, 10-bits, 14.3-MS/s CMOS pipeline analog-to-digital converter – A M Abo, P R Gray - 1999
11 Design for Reliability of Low-Voltage Switched-Capacitor Circuits – A M Abo - 1999
1 et al., “A 0.9V 92dB double-sampled switched-RC ∆Σ audio ADC – M Kim - 2006
5 Split-ADC' Architecture for Deterministic Digital Background Calibration of a 16b 1MS/s ADC – John Mcneill, Michael C. W. Coln, Brian J. Larivee - 2005
12 Multistage amplifier topologies with nested Gm-C compensation – F You, S H K Embabi, E Sanchez-Sinencio - 1997
9 Radix-based digital calibration technique for multi-stage ADC – Dong-young Chang, Un-ku Moon - 2002