Embedded Software in Real-Time Signal Processing Systems: Design Technologies (1997)

by Gert Goossens , Johan Van Praet , Dirk Lanneer , Werner Geurts , Augusli Kifli , Clifford Liem , Pierre , G. Paulin
Venue:Proc. IEEE
Citations:19 - 0 self

Active Bibliography

9 Programmable Chips in Consumer Electronics and Telecommunications – G. Goossens, J. van Praet, D. Lanneer, W. Geurts, F. Thoen - 1996
171 Instruction-Level Parallel Processing: History, Overview and Perspective – B. Ramakrishna Rau, Joseph A. Fisher - 1992
21 Automatic Design of Computer Instruction Sets – Bruce Kester Holmer - 1993
par Monsieur Quentin COLOMBET Decoupled (SSA-based) Register Allocators: from Theory to Practice, Coping with Just-In-Time Compilation and Embedded Processors Constraints. – Université De Lyon, Spécialité Informatique, Directeur Monsieur, Alain Darte, Co-directeur Monsieur, Fabrice Rastello, Après Monsieur, Vivek Sarkar, Monsieur Erven Rohou, Monsieur Erik Altman, Monsieur Albert Cohen, Monsieur Alain Darte, Monsieur Vivek Sarkar, Monsieur Fabrice Rastello - 2013
5 Code Generation Techniques – Todd Alan Proebsting - 1992
172 The Multiflow Trace Scheduling Compiler – P. Geoffrey Lowney, Stefan M. Freudenberger, Thomas J. Karzes, W. D. Lichtenstein, Robert P. Nix, John S. O’donnell, John C. Ruttenberg - 1993
1 Loop Optimization Techniques On Multi-Issue Architectures – Dan Richard Kaiser - 1994
13 Inter-Block Code Motion without Copies – Philip Hamilton Sweany, Philip H. Sweany - 1992
Register Allocation for Indirect Addressing in Loops – Guido Araujo and Sharad Malik, Guido Araujo, Guido Araujo, Sharad Malik, Sharad Malik - 1998
Algorithms for Array Reference Allocation in Loops of Embedded Programs – Guilherme Ottoni, Guido Araujo - 2002
1 Address register allocation for arrays in loops of embedded programs – Guilherme Ottoni, Guido Araujo - 1009
135 Register Allocation via Graph Coloring – Preston Briggs - 1992
Spill Code Minimization Techniques for Graph Coloring Register Allocators – Peter E. Bergner, Peter E. Bergner - 1997
Code Optimization Techniques for Embedded DSP Microprocessors – Stan Liao Srinivas, Srinivas Devadas, Kurt Keutzer, Steve Tjiang, Albert Wang - 1995
20 An Experimental Study of Several Cooperative Register Allocation and Instruction Scheduling Strategies – Cindy Norris, Lori L. Pollock - 1995
13 Register File Port Requirements of Transport Triggered Architectures – Jan Hoogerbrugge, Henk Corporaal - 1994
2 General-Purpose Architecture Instruction Scheduling Techniques – Bjorn De Sutter, Vakgroep Elektronica - 1998
13 Reducing The Impact Of Register Pressure On Software Pipelined Loops – Josep Llosa, Margarita Espuny - 1996
13 Implementation of Stack-Based Languages on Register Machines – Martin Anton Ertl - 1996