Low Power Architectural Design Methodologies (1994)

Cached

Download Links

by Paul Eric Landman
Venue:PH.D THESIS, MEMORANDUM NO. UCB/ERL M94/62, 30TH
Citations:17 - 0 self

Documents Related by Co-Citation

66 Konstantinides, Image and video compression standards: algorithms and architectures – V Bhaskaran, K - 1997
138 Low Power Design Methodologies – J Rabaey, M Pedram - 1996
103 An Area Model for On-chip Memories and its application – J M Mulder, N T Quach, M J Flynn - 1991
91 Global communication and memory optimizing transformations for low power systems – S. Wuytack, L. Nachtergaele, H. De Man - 1994
13 Wuytack et al, Custom Memory Management Methodology – F Catthoor, S - 1998
11 software development toolkit – ARM
24 BPower Exploration for Data Dominated Video Applications – Sven Wuytack, Francky Catthoor, Lode Nachtergaele, Hugo De Man - 1996
221 Energy Dissipation In General Purpose Microprocessors – Ricardo Gonzalez, Mark Horowitz - 1996
27 Qsdpcm - A New Technique in Scene Adaptive Coding – P Strobach - 1988
15 System-Level Power Optimization of Video Codecs on Embedded Cores: a Systematic Approach – Lode Nachtergaele, Dennis Moolenaar, Bart Vanhoof, Francky Catthoor, Hugo, De Man - 1998
8 Data-Reuse Exploration For Low-Power Realization Of Multimedia Applications On Embedded Cores – Nikos D. Zervas, Kostas Masselos, C. E. Goutis - 1999
42 Y.Nakagome, “Trends in Low-Power RAM Circuit Technologies – K Sasaki K Itoh
6 I.Maeno, T.Ozawa, H.Sano, N.Suzuki, "A 6-ns 1-Mb CMOS SRAM with Latched Sense Amplifier – E Itoh T Seki, C Furukawa - 1993
7 Code Transformations for Embedded Multimedia Applications: Impact on Power and Performance – Nikos D. Zervas, Kostas Masselos, C.E. Goutis - 1998
5 E.De Greef, H.Samsom, H.De Man, “Optimization of memory organization and partitioning for decreased size and power in video and image processing systems – F Catthoor L Nachtergaele, F Franssen F Balasa - 1995
138 Instruction level power analysis and optimization of software – Vivek Tiwari, Sharad Malik, Andrew Wolfe, Mike Tien-chien Lee - 1996
61 Formalized Methodology for Data Reuse Exploration for Low-Power Hierarchical Memory Mappings – S. Wuytack, J.Ph. Diguet, F. Catthoor, H. De Man, S. Wuytack J. Ph. Diguet - 1997
18 Hierarchical algorithm partitioning at system level for an improved utilization of memory structures – U Eckhardt, R Merker - 1999
9 Strategy For Power Efficient Design Of Parallel Systems – Koen Danckaert, Kostas Masselos, Francky Catthoor, Hugo De Man, Costas Goutis