A Polynomial Time Optimal Algorithm for Simultaneous Buffer and Wire Sizing (1998)

Cached

Download Links

by Chris C. N. Chu , D. F. Wong
Venue:IEEE Transactions on Comput. Aided Des. Integrated Circuits Syst
Citations:3 - 0 self

Documents Related by Co-Citation

35 Optimal Wire-Sizing Formula Under the Elmore Delay Model – Chung-ping Chen, Yao-ping Chen, D. F. Wong - 1996
311 Asymptotic waveform evaluation for timing analysis – L Pillage, R Rohrer - 1990
17 Optimal Wire-Sizing Function with Fringing Capacitance Consideration – Chung-ping Chen, D. F. Wong - 1997
35 Closed form solution to simultaneous buffer insertion/sizing and wire sizing – Chris C. N. Chu, D. F. Wong - 1997
7 Shaping a VLSI wire to minimize delay using transmission line model – Y Gao, D F Wong - 1998
9 High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models – Q Zhu, W M Dai - 1996
69 Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation – Chung-ping Chen, Chris C. N. Chu, D. F. Wong - 1997
59 Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits – Yehea I. Ismail, Eby G. Friedman - 2000
5 Buffer Insertion with Accurate Gate and – C J Alpert, A Devgan, S T Quay - 1999
2 A New Approach to Simultaneous Buffer – C C N Chu, D F Wong - 1997
1 personal communication – G Northrop - 1999
2 Rapid Interconnect circuit Circuit Evaluator using Asymptotic Waveform Evaluation – C Ratzlaff, L T Pillage, “RICE - 1994
41 RC Interconnect Optimization under the Elmore Delay Model – Sachin S. Sapatnekar - 1994
9 EWA: Efficient wiring-sizing algorithm for signal nets and clock nets – R Kay, L T Pileggi - 1998
3 Buffer Insertion for Noise and Delay – C J Alpert, A Devgan, S T Quay - 1998
48 Optimal Wiresizing Under the Distributed Elmore Delay Model – Jason Cong, Kwok-shing Leung - 1993
51 Buffered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization – Takumi Okamoto , Jason Cong - 1996
31 L.T.: A sequential quadratic programming approach to concurrent gate and wire sizing – N Menezes, R Baldick, Pileggi - 1995
91 Optimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model – John Lillis, Chung-kuan Cheng, Senior Member, Ting-ting Y. Lin - 1995