ORACLE: Optimization with Recourse of Analog Circuits Including Layout Extraction (2004)

Cached

Download Links

by Yang Xu , Lawrence T. Pileggi , Stephen P.
Venue:In Proceedings of the 41th IEEE/ACM Design Automation Conference
Citations:3 - 3 self

Documents Related by Co-Citation

4 Statistical method for the analysis of interconnects delay in submicrometer layouts – A Brambilla, P Maffezzoni - 2001
4 A new method for robust design of digital circuitss – D Patil, Y Yun, S-J Kim, S Boyd, M Horowitz - 2004
8 CAD for nanometer silicon design challenges and success – J Kong - 2004
7 Optimal allocation of local feedback in multistage amplifiers via geometric programming – Joel L. Dawson, Stephen P. Boyd, Maria Del Mar Hershenson, Thomas H. Lee - 2001
7 Design and optimization of LC oscillators – Maria del Mar Hershenson, Ali Hajimiri, Sunderarajan S. Mohan, Stephen P. Boyd, Thomas H. Lee - 1999
31 Statistical timing analysis of combinational logic circuits,” Very Large Scale Integration (VLSI) Systems – H Jyu, S Malik, S Devadas, K Keutzer - 1993
20 Tau: Timing analysis under uncertainty – S Bhardwaj, S Vrudhula, D Blaauw - 2003
46 Statistical timing analysis using bounds and selective enumeration – A Agarwal, D Blaauw, V Zolotov, S Vrudhula
12 A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing – Seung-jean Kim, Stephen P. Boyd, Sunghee Yun, Dinesh D. Patil, Mark A. Horowitz - 2004
16 Cmos op-amp sizing using a geometric programming formulation,” Computer-Aided Design of Integrated Circuits and Systems – P Mandal, V Visvanathan - 2001
32 Simple accurate expressions for planar spiral inductances – Sunderarajan S. Mohan, Maria Del Mar Hershenson, Stephen P. Boyd, Thomas H. Lee - 1999
12 Bandwidth Extension in CMOS with Optimized On-Chip Inductors – Sunderarajan S. Mohan, Maria del Mar Hershenson, Stephen P. Boyd, Thomas H. Lee - 2000
3619 Convex Optimization – S Boyd, L Vandenberghe - 2004
270 Alpha-power law mosfet model and its application to cmos inverter delay and other formulas – T Sakurai, A R Newton - 1990
151 Logical Effort:Designing Fast CMOS Circuits – I Sutherland, R F Sproul, D Harris - 1999
165 TILOS: A posynomial programming approach to transistor sizing – J P Fishburn, A E Dunlop - 1985
207 Matching properties of MOS transistors – Marcel J. M. Pelgrom, Aad C. J. Duinmaijer, Anton P. G. Welbers - 1989
3 The mask error factor in optical lithography – A Wong, R Ferguson, S Mansfield - 2000
11 Criticality computation in parameterized statistical timing – Jinjun Xiong, Vladimir Zolotov, Natesan Venkateswaran, Chandu Visweswariah - 2006