Co-Synthesis of Instruction Sets and Microarchitectures (1994)

Cached

Download Links

by Ing-Jer Huang
Citations:4 - 0 self

Documents Related by Co-Citation

795 MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems – Chunho Lee, Miodrag Potkonjak, William H. Mangione-smith
8 et al. Synthesis of custom processors based on extensible platforms – F Sun - 2002
13 et al. An architecture framework for transparent instruction set customization in embedded processors – N Clark - 2005
24 Dynamic Strands: Collapsing Speculative Dependence Chains for Reducing Pipeline Communication – Peter G. Sassone, D. Scott Wills - 2004
26 From Sequences of Dependent Instructions to Functions: An Approach for Improving Performance without ILP or Speculation – Sami Yehia, Olivier Temam - 2004
111 Automatic Application-Specific Instruction-Set Extensions Under Microarchitectural Constraints – Kubilay Atasu, et al. - 2003
43 Automatic Generation of Application Specific Processors – D Goodwin, D Petkov - 2003
86 Processor acceleration through automated instruction set customization – Nathan Clark, Hongtao Zhong, Scott Mahlke - 2003
85 The Performance Potential of Data Dependence Speculation & Collapsing – Yiannakis Sazeides, Yiannakis Sazeides, Stamatis Vassiliadis, Stamatis Vassiliadis, James E. Smith, James E. Smith - 1996
46 Instruction Pre-Processing in Trace Processors – Quinn Jacobson, James E. Smith - 1999
24 DISC: The dynamic instruction set computer – Michael J. Wirthlin, Brad L. Hutchings - 1995
162 Processor Reconfiguration Through Instruction Set Metamorphosis: Compiler and Architecture – Peter Athanas, Harvey F. Silverman - 1993
183 A High-Performance Microarchitecture with Hardware-Programmable Functional Units – Rahul Razdan, Michael D. Smith - 1994
336 Garp: A MIPS Processor with a Reconfigurable Coprocessor – John R. Hauser , John Wawrzynek - 1997
483 Mibench: A free, commercially representative embedded benchmark suite – Matthew R Guthaus, Jeffrey S Ringenberg, Dan Ernst, Todd M Austin, Trevor Mudge, Richard B Brown - 2001
26 High-Performance 3-1 Interlock Collapsing ALU’s – J PHILLIPS, S VASSILIADIS - 1994
11 et al. Application-specific processing on a general-purpose core via transparent instruction set customization – N Clark - 2004
8 Cycle-time Aware Architecture Synthesis of Custom Hardware Accelerators – Shail Aditya, Mukund Sivaraman, Mukund Sivaraman - 2002
5 et al. Instruction generation and regularity extraction for reconfigurable processors – P Brisk - 2002