Co-Synthesis of Instruction Sets and Microarchitectures (1994)

Cached

Download Links

by Ing-Jer Huang
Citations:4 - 0 self

Active Bibliography

21 Automatic Design of Computer Instruction Sets – Bruce Kester Holmer - 1993
9 Programmable Chips in Consumer Electronics and Telecommunications – G. Goossens, J. van Praet, D. Lanneer, W. Geurts, F. Thoen - 1996
13 Reducing The Impact Of Register Pressure On Software Pipelined Loops – Josep Llosa, Margarita Espuny - 1996
13 Inter-Block Code Motion without Copies – Philip Hamilton Sweany, Philip H. Sweany - 1992
19 Embedded Software in Real-Time Signal Processing Systems: Design Technologies – Gert Goossens, Johan Van Praet, Dirk Lanneer, Werner Geurts, Augusli Kifli, Clifford Liem, Pierre, G. Paulin - 1997
1 Loop Optimization Techniques On Multi-Issue Architectures – Dan Richard Kaiser - 1994
18 Comparing Static And Dynamic Code Scheduling for Multiple-Instruction-Issue Processors – Pohua Chang, William Y. Chen, Scott A. Mahlke, Wen-mei W. Hwu - 1991
171 Instruction-Level Parallel Processing: History, Overview and Perspective – B. Ramakrishna Rau, Joseph A. Fisher - 1992
172 The Multiflow Trace Scheduling Compiler – P. Geoffrey Lowney, Stefan M. Freudenberger, Thomas J. Karzes, W. D. Lichtenstein, Robert P. Nix, John S. O’donnell, John C. Ruttenberg - 1993
49 1983--1993: The Wonder Years of Sequential Prolog Implementation – Peter Van Roy - 1993
21 Achieving High Levels of Instruction-Level Parallelism With Reduced Hardware Complexity – Michael S. Schlansker, B. Ramakrishna Rau, Scott Mahlke, Vinod Kathail, Richard Johnson, Sadun Anik, Santosh G. Abraham - 1997
4 Performance Analysis of a Superscalar Architecture – Steven Daniel Wallace - 1993
7 Evaluation of a commercial microprocessor – Robert Yung - 1998
409 Complexity-Effective Superscalar Processors – Subbarao Palacharla, J. E. Smith - 1997
19 Compiler Support for Software Prefetching – Nathaniel McIntosh - 1998
4 Superscalar Performance in a Multithreaded Microprocessor – Bernard Karl Gunther - 1993
Single Instruction Fetch Does Not Inhibit Instruction-Level Parallelism – Christian D. Freitas, Alberto F. De Souza
Static Instruction Scheduling For Dynamic Issue Processors – Raúl E. Silvera Muñoz - 1997
15 ASIP Design Methodologies: Survey and Issues – Manoj Kumar Jain, M. Balakrishnan, Anshul Kumar - 2001