Automation of IC Layout with Analog Constraints (1999)

Cached

Download Links

by Enrico Malavasi , Edoardo Charbon , Eric Felt , Alberto Sangiovanni-Vincentelli
Venue:IEEE Trans. on CAD
Citations:21 - 5 self

Documents Related by Co-Citation

29 A performance-driven placement tool for analog integrated circuits,” Solid-State Circuits – K Lampaert, G Gielen, W Sansen - 1995
68 An O-tree representation of non-slicing floorplan and its applications – Pei-ning Guo - 1999
13 K.Lampaert “Symmetry within the Sequence-Pair Representation in the Context of Placement for Analog Design – F Balasa - 2000
39 KOAN/ANAGRAM II: New tools for device-level analog placement and routing – J M Cohn, R A Rutenbar, L R Carley - 1991
37 FAST-SP: A fast algorithm for block placement based on sequence pair – Xiaoping Tang, D. F. Wong - 2001
8 Block Placement with Symmetry Constraints based on the O-tree Nonslicing Representation – Y-X Pang, F Balasa, K Lampaert, C-K Cheng - 2000
19 Analog Device-Level Layout Automation – J Cohn, D Garrod, R Rutenbar - 1994
5 Analog Device-level Automation – J Cohn, D Garrod, R Rutenbar, L Carley - 1994
90 VLSI module placement based on rectangle-packing by the sequence pair – Hiroshi Murata, Kunihiro Fujiyoshi, Shigetoshi Nakatake, Yoji Kajitani - 1996
15 ILAC: An automated layout tool for analog CMOS circuits – J Rijmenants, T Schwarz, J Litsios, R Zinsner - 1988
5 Analog placement based on novel symmetryisland formulation – P-H Lin, S-C Lin - 2007
9 On the Exploration of the Solution Space in Analog Placement with Symmetry Constraints – Florin Balasa, Sarat C. Maruvada, Karthik Krishnamoorthy - 2004
90 B*-Trees: A New Representation for Non-Slicing Floorplans – Yun-chih Chang, Yao-wen Chang, Guang-ming Wu, Shu-wei Wu - 2000
37 DELIGHT.SPICE: an optimization-based system for the design of integrated circuits – W Nye, D Riley, A Sangiovanni-Vincentelli, A Tits - 1988
5 Module Placement for Analog Layout Using the Sequence-Pair Representation – F Balasa, K Lampaert - 1999
37 Top-Down, Constraint-Driven Design Methodology Based Generation of a Second Order . . . Converter – Henry Chang, Eric Felt, Alberto Sangiovanni-Vincentelli - 1992
18 A Constraint-Driven Placement Methodology for Analog Integrated Circuits – Edoardo Charbon, Enricoo Malavasi, Umakanta Choudhury, Andrea Casotto, Alberto Sangiovanni-Vincentelli - 1992
5 Use of performance sensitivities in analog cell layout – G Gad-El-Karim, R S Gyurcsik - 1991
49 The generalized adjoint network and network sensitivities – S W Director, R A Rohrer - 1969