Structuring and Automating Hardware Proofs in a Higher-Order Theorem-Proving Environment (1993)

Cached

Download Links

by Ramayya Kumar , Klaus Schneider , Thomas Kropf
Venue:Formal Methods in System Design
Citations:20 - 7 self

Documents Related by Co-Citation

3950 Computer Architecture: a Quantitative Approach – J L Hennessy, D A Patterson - 1990
497 Introduction to HOL – A theorem proving environment for higher order logic – M J C Gordon, T F Melham - 1993
40 Multi Level Verification of Microprocessor-Based Systems – J JOYCE - 1990
58 Microprocessor Design Verification – Warren Hunt, Copyright Warren, A. Hunt - 1989
11 Towards a Methodology for the Formal Hierarchical Verification of RISC Processors – S Tahar, R Kumar - 1993
15 Implementing a Methodology for Formally Verifying RISC Processors in HOL – Sofiène Tahar, Ramayya Kumar - 1994
56 Formal Verification of a pipelined microprocessor – M Srivas, M Bickford - 1990
6 A Proof of the Viper Microprocessor: The First Level – A Cohn - 1988
143 The Architecture of Pipelined Computers – P M Kogge - 1981
395 A Computational Logic Handbook – R S Boyer, J S Moore - 1988
92 Formal hardware verification methods: a Survey”. Formal Methods – A Gupta - 1992
2917 Graph-based algorithms for Boolean function manipulation – Randal E. Bryant - 1986
11 The Architecture of Microprocessors – F Anceau - 1986
4 R.: A Formalization of a Hierarchical Model for RISC – S Tahar, Kumar - 1993
26 The Formal Verification of Generic Interpreters – P J WINDLEY - 1990
29 Formal Modeling and Verification of Microprocessors – P J Windley - 1995
4 Formale Spezifikation und (Teil-) Verifikation eines SPARC-kompatiblen Prozessors mit – O Buckow - 1992
5 High Level Language Computer Architecture – V Milutinovic - 1989
165 High Performance Computer Architecture – Harold S Stone - 1990