Macromodeling Of Analog Circuits For Hierarchical Circuit Design (0)

Cached

Download Links

by Jianfeng Shao , Ramesh Harjani
Venue:in IEEE Internatoinal Conference on Computer Aided Design
Citations:6 - 2 self

Documents Related by Co-Citation

223 Statistics for Experimenters: An Introduction to Design, Data Analysis, and Model Building – G E P Box, W G Hunter, J S Hunter - 1978
4 The simplicial approach to design centering – S W Director, G D Hachtel - 1977
3 A design centering algorithm for nonconvex regions of acceptability – L M Vidigal, S W Director - 1982
64 OASYS: A Framework for Analog Circuit Synthesis – Ramesh Harjani - 1989
8 A prototype framework for knowledge-based analog circuit synthesis – R Harjani, R A Rutenbar, L R Carley - 1987
10 Practical identification of NARMAX models using radial basis functions,” Int – S Chen, S A Billings, C F N Cowan, P M Grant - 1990
33 Inverter Models of CMOS Gates for Supply Current and Delay Evaluation – A Nabavi-Lishi, N C Rumin - 1994
9 Cell Characterization for Noise Stability – Shepard And Chou, K. L. Shepard, K. Chou - 2000
13 Regression analysis and its application: a data-oriented approach. Published by M – Richard F Mason Gunst, L Robert
8 A Modeling Technique for CMOS Gates – Alexander Chatzigeorgiou, Er Chatzigeorgiou, Student Member, Spiridon Nikolaidis, Ioannis Tsoukalas - 1999
3 ClariNet: A Noise Analysis Tool and Methodology for Deep-Submicron Design – R Levy, D Blaauw, G Braca, A Dasgupta, A Grinshpon, C Oh, B Orshav, S Sirichotiyakul, V Zolotov - 2000
2 Static Noise Analysis with Noise Windows – K Tseng, V Kariat - 2003
2 et al., “ Noise Propagation and Failure criteria for VLSI designs – V Zolotov - 2002
1 Harmony: static noise anlaysis of deep submicron digital integrated circuits – K L Shephard, V Narayanan, R Rose - 1999
26 Blade and Razor: Cell and Interconnect Delay Analysis Using Current-Based Models – J F Croix, D F Wong
2 A Methodology for Statistical Integrated Circuit Design – K K Low - 1989
2 Feasibility Region Modeling of Analog Circuits for Hierarchical Circuit Design – Jianfeng Shao, Ramesh Harjani - 1994
2 A new design centering methodology for vlsi device development – Y Aoki, H Masuda, S Shimada, S Sato - 1987
2 Statistical performance modeling and parametric yeild estimation of MOS VLSI – T Yu, S Kang, I Hajj, T Trick - 1987