A High-Performance Microarchitecture with Hardware-Programmable Functional Units (1994)

Cached

Download Links

by Rahul Razdan , Michael D. Smith
Venue:in Proceedings of the 27th Annual International Symposium on Microarchitecture
Citations:183 - 1 self

Documents Related by Co-Citation

117 A Dynamic Instruction Set Computer – Michael J. Wirthlin, Brad L. Hutchings - 1995
336 Garp: A MIPS Processor with a Reconfigurable Coprocessor – John R. Hauser , John Wawrzynek - 1997
109 OneChip: An FPGA processor with reconfigurable logic,” in Proc. IEEE Symp. FPGA’s for Custom Compute Machines (FCCM’96 – R D Wittig, P Chow - 1996
795 MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems – Chunho Lee, Miodrag Potkonjak, William H. Mangione-smith
88 CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit – Zhi Alex Ye, Andreas Moshovos, Scott Hauck, Prithviraj Banerjee - 2000
157 The Chimera Reconfigurable Functional Unit – Scott Hauck, Thomas W. Fry, Matthew M. Hosler, Jeffrey P. Kao - 2004
100 DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century – André DeHon - 1994
162 Processor Reconfiguration Through Instruction Set Metamorphosis: Compiler and Architecture – Peter Athanas, Harvey F. Silverman - 1993
124 PipeRench: A Coprocessor for Streaming Multimedia Acceleration – Seth Copen Goldstein - 1999
107 Reconfigurable Architectures and General-Purpose Computing in the MOS VLSI Era – André DeHon - 1996
38 PRISC: programmable reduced instruction set computers – R Razdan - 1994
413 Evaluating Future Microprocessors: the SimpleScalar Tool Set – Doug Burger, Todd M. Austin, Steve Bennett - 1996
28 Synthesis of application specific instruction sets – Ing-jer Huang - 1995
151 Subword Parallelism with MAX-2 – Ruby Lee - 1996
32 The NAPA adaptive processing architecture – C R Rupp, M Landguth, T Garverick, E Gomersall, H Holt - 1998
212 Instruction Issue Logic for High-Performance, Interruptable, Multiple Functional Unit, Pipelined Computers – G S Sohi - 1990
35 ConCISe: A Compiler-Driven CPLD-Based Instruction Set Accelerator – B Kastrup, A Bink, J Hoogerbrugge - 1999
3962 Computer architecture: a quantitative approach, (3rd edition – J L Hennessy, D A Patterson - 2002
49 Incremental Reconfiguration for Pipelined Applications – Herman Schmit - 1997