Phase-Coupled Mapping of Data Flow Graphs to Irregular Data Paths (1999)

by Steven Bashford , Rainer Leupers
Venue:Embedded Systems
Citations:10 - 2 self

Documents Related by Co-Citation

56 Retargetable Code Generation for Digital Signal Processors – R Leupers - 1997
93 Code Generation for Embedded Processors – P Marwedel, G Goossens
5 Instruction scheduling, resource allocation, and scheduling – S Hanono, S Devadas - 1998
36 G.Goossens Eds. Code Generation for Embedded Processors – P Marwedel - 1995
27 Compiling For SIMD Within A Register – Randall J. Fisher, All J. Fisher, Henry G. Dietz - 1998
33 Meyr: DSPStone – A DSP-oriented Benchmarking – V Zivojnovic, J M Velarde, C Schläger, H - 1994
29 Tjiang, “Code generation using tree matching and dynamic programming – A V Aho, M Ganapathi, S W K - 1989
15 Exploiting DualData-Memory Banks – M A R Saghir, P Chow, C G Lee - 1996
618 Trace scheduling: A technique for global microcode compilation – J A Fisher - 1981
3962 Computer architecture: a quantitative approach, (3rd edition – J L Hennessy, D A Patterson - 2002
66 BEG: AGenerator for Efficient Back Ends – H Emmelmann, F-W Schröer, L Landwehr - 1989
127 Modern Compiler Implementation in C – Andrew W Appel - 1998
42 The Marion system for retargetable instruction scheduling – D G Bradlee, R R Henry, S J Eggers - 1991
76 Compiler Design – R Wilhelm, D Maurer - 1995
5 Electronics North America Corporation. TriMedia TM1000 Preliminary Data Book – Philips - 1997
9 TDL - A Hardware and Assembly Description Language – Daniel Kästner - 2000
6 An Optimal Instruction Scheduling Model for a Class of Vector Processors – S Arya - 1985
4 Operations research methods in compiler backends – D Kästner, R Wilhelm - 1998
6 Code Optimization by Integer Linear Programming – D Kaestner, M Langenbach - 1999