STARI: A TECHNIQUE for High-Bandwidth COMMUNICATION (1993)

Cached

Download Links

by Mark Russell Greenstreet
Citations:25 - 4 self

Documents Related by Co-Citation

41 Timing Analysis in COSPAN – Rajeev Alur, Robert P. Kurshan - 1996
154 Programming in VLSI: From communicating processes to delay-insensitive circuits – A J Martin - 1990
40 Verifying Abstractions of Timed Systems – Serdar Tasiran, Rajeev Alur, Robert P. Kurshan, Robert K. Brayton - 1996
83 Anomalous behavior of synchronizer and arbiter circuits – T J Chaney, C E Molnar - 1973
67 GasP: A Minimal FIFO Control – Ivan Sutherland, Scott Fairbanks - 2001
221 Timing assumptions and verification of finite-state concurrent systems. In Automatic Verification Methods for Finite State – D Dill - 1989
1964 A theory of timed automata – Rajeev Alur - 1999
50 Some progress in the symbolic verification of timed automata – Marius Bozga, Oded Maler, Amir Pnueli, Sergio Yovine - 1997
135 Performance Analysis and Optimization of Asynchronous Circuits – Steven M. Burns, Alain J. Martin - 1991
18 et al., “A 2-ns cycle, 3.8-ns access 512-Kb CMOS ECL SRAM with a fully pipelined architecture – T Chappell - 1991
15 STARI: A Case Study in Compositional and Hierarchical Timing Verification – Serdar Tasiran, Robert K. Brayton - 1997
81 The design of an asynchronous microprocessor – A J Martin, S M Burns, T K Lee, D Borkovic, P J Hazewindus - 1989
88 System timing – C L Seitz - 1980
47 Computer-Aided Synthesis And Verification Of Gate-Level Timed Circuits – Christopher John Myers - 1995
14 Modeling timing assumptions with trace theory,” ICCD – J R Burch - 1989
25 HR: Finite-state analysis of asynchronous circuits with bounded temporal uncertainty – Lewis
158 Using unfoldings to avoid the state explosion problem in the verification of asynchronous circuits – K L McMillan - 1992
143 Using partial orders to improve automatic verification methods – P Godefroid - 1991
241 Modeling and verification of time dependent systems using time petri nets – B Berthomieu, M Diaz - 1991