|
4
|
Semi-formal verification of VHDL-AMS descriptions
– A Salem
- 2002
|
|
4
|
A formal approach to nonlinear analog circuit verification
– L Hedrich, E Barke
- 1995
|
|
4
|
Verification of analog and mixed-signal circuits using timed hybrid petri nets
– S Little, D Walter, N Seegmiller, C Myers, T Yoneda
- 2004
|
|
6
|
A formal approach to verification of linear analog circuits with parameter tolerances
– L Hedrich, E Barke
- 1998
|
|
3
|
Automatic Modeling of Switch-Level Networks Using Partial Orders
– P Agrawal
- 1990
|
|
3
|
SLS – a Fast Switch Level Simulator for Verification and Fault Coverage Analysis
– Z Barzilai, D K Beece, L M Hiusman, V S Iyegar, G M Silberman
- 1986
|
|
2
|
A Formal Framework for Verification of Embedded Custom
– J Bhadra, A K Martin, J A Abraham
- 2005
|
|
35
|
Mechanical Verification of Reactive Systems
– P Manolios
- 2001
|
|
409
|
The Existence of Refinement Mappings
– Martín Abadi, Leslie Lamport
- 1988
|
|
48
|
A switch level model and simulator for the MOS digital systems
– R E Bryant
- 1984
|
|
50
|
COSMOS: A compiled simulator for MOS circuits
– Randal E. Bryant, Derek Beatty, Karl Brace, Kyeongsoon Cho, Thomas Sheffler
- 1987
|
|
2970
|
Communication and Concurrency
– R Milner
- 1989
|
|
597
|
Concurrency and automata on infinite sequences
– D M R Park
- 1981
|
|
21
|
Verification of analog and mixed-signal circuits using hybrid systems techniques
– Thao Dang, Re Donzé, Oded Maler
- 2004
|
|
19
|
Towards formal verification of analog designs
– S Gupta, B H Krogh, R A Rutenbar
- 2004
|
|
18
|
Verifying Analog Oscillator Circuits Using Forward/Backward Abstraction Refinement
– Goran Frehse
- 2006
|
|
83
|
PHAVer: Algorithmic verification of hybrid systems past HyTech
– Goran Frehse
- 2005
|
|
12
|
Timed State Space Exploration using POSETS
– Wendy Belluomini, Chris J. Myers
- 2000
|
|
2
|
A symbolic core approach to the formal verification of integrated mixed-mode applications
– S Hendricx, L Claesen
- 1997
|
