|
27
|
A Formal HDL and its Use in the FM9001 Verification
– Warren A. Hunt, Jr., Bishop C. Brock, Its Proof Internal Note
- 1992
|
|
28
|
DDD: A System for Mechanized Digital Design Derivation
– Steven D. Johnson, Bhaskar Bose
- 1997
|
|
18
|
Manipulating logical organization with system factorizations
– Steven D Johnson
- 1989
|
|
242
|
Automatic Verification of Pipelined Microprocessor Control
– Jerry Burch, David Dill
- 1994
|
|
47
|
Synthesis of Digital Designs from Recursion Equations
– S D Johnson
- 1983
|
|
17
|
DDD - A Transformation system for Digital Design Derivation
– Bhaskar Bose
|
|
6
|
Toward a Basis for Protocol Specification and Process Decomposition
– Kamlesh Rath, Kamlesh Rath, Steven D. Johnson, Steven D. Johnson
- 1993
|
|
53
|
Using statecharts for hardware description and synthesis
– D Drusinsky, D Harel
- 1989
|
|
5
|
DDD-FM9001: Derivation of a veri ed microprocessor. an exercise in integrating veri cation with formal derivation
– Bhaskar Bose, Steven D Johnson
- 1993
|
|
3
|
A formal HDL and its use in the FM9001 veri cation
– Warren A Hunt
- 1992
|
|
63
|
Formal Verification of the AAMP5 Microprocessor - A Case Study in the . . .
– Steven P. Miller
- 1995
|
|
381
|
A Computational Logic Handbook
– R S Boyer, J S Moore
- 1988
|
|
12
|
Behavior Tables: A Basis for System Representation and Transformational System Synthesis
– Kamlesh Rath, Kamlesh Rath, M. Esen Tuna, M. Esen Tuna, Steven D. Johnson, Steven D. Johnson
- 1993
|
|
2
|
Verification of a pipelined processor using Clio
– M Bickford, M Srivas
- 1990
|
|
5
|
Verifying SECD in HOL
– G Birtwistle, B Graham
- 1990
|
|
7
|
D.: Designing chips that work
– D May, G Barrett, Shepherd
- 1992
|
|
57
|
Technique for Verifying Superscalar Microprocessors
– J R Burch
- 1996
|
|
12
|
A tactical framework for digital design
– Steven D Johnson, B Bose, C D Boyer
- 1988
|
|
3
|
1996a] A C J Fox and N A Harman. Algebraic models of correctness for microprocessors
– Fox, Harman
- 1996
|