A Self-Timed Multiplier using Conditional Evaluation

Cached

Download Links

by Bartlett And Grass , V. A. Bartlett , E. Grass
Venue:Proc. PATMOS’98, 8th Int. Workshop on Power, Timing, Modeling, Optimization and Simulation, Lyngby
Citations:1 - 1 self

Active Bibliography

52 An introduction to asynchronous circuit design – Al Davis, Steven M. Nowick - 1997
3 Multipliers and datapaths – Michael Flynn, Hesham Al-twaijry, Michael Flynn, Hesham Al-twaijry, Michael Flynn - 1994
1 Performance/Area Tradeoffs in Booth Multipliers – Hesham Al-Twaijry, Hesham Al-twaijry, Hesham Al-twaijry, Michael Flynn, Michael Flynn, Michael Flynn - 1995
1 Low-Power Array Multipliers with Transition-Retaining Barriers – Enric Musoll, Jordi Cortadella - 1995
15 Reduced Power Dissipation Through Truncated Multiplication – Michael J. Schulte, James E. Stine, John G. Jansen - 1999
Asynchronous Multipliers with Variable-Delay Counters – Gianluca Cornetta Computer, Gianluca Cornetta - 2001
Protocol Selection, Implementation, and Analysis for Asynchronous Circuits – Eric Robert Peskin, Erik Brunvand, Al Davis, Ganesh Gopalakrishnan, Christian Schlegel, Thomas C. Henderson, David S. Chapman - 2002
1 A Standard-Cell Self-timed Multiplier for Energy and Area Critical Synchronous Systems – Kip C. Killpack, Eric Mercer, Chris J. Myers - 2001
1 http://async.org.uk Self-Timed SRAM with Smart Latency Bundling Self-Timed SRAM with Smart Latency Bundling – Abdullah Baz, Delong Shang, Fei Xia, Reza Ramezani, Robin Emery, Alex Yakovlev, Abdullah Baz, Delong Shang, Fei Xia, Reza Ramezani, Robin Emery, Alex Yakovlev
18 Self-Timed Logic Using Current-Sensing Completion Detection (CSCD) – Mark E. Dean, David L. Dill, Mark Horowitz - 1994
1 A Multi-Radix Approach to Asynchronous Division – Gianluca Cornetta, Jordi Cortadella
59 Four-Phase Micropipeline Latch Control Circuits – Stephen B. Furber, Paul Day - 1996
for the Vector-IRAM chip – Iakovos Mavroidis Report, Professor Jan, M. Rabaey, Iakovos Mavroidis, Iakovos Mavroidis, Iakovos Mavroidis
2 Technology Mapping for SOI Domino Logic Incorporating Solutions for the Parasitic Bipolar Effect – Srirang K. Karandikar, Sachin S. Sapatnekar - 2001
On Optimal Tapering of FET Chains in High-Speed CMOS Circuits – Li Ding, Pinaki Mazumder - 2001
18 Logic Optimization by Output Phase Assignment in Dynamic Logic Synthesis – Ruchir Puri, Andrew Bjorksten, Thomas E. Rosser
4 A Methodology for the Formal Analysis of Asynchronous Micropipelines – Antonio Cerone, Antonio Cerone, George J. Milne, George J. Milne - 1999
1 Modelling a Subclass of CMOS Circuits using a Process Algebra – Antonio Cerone, Antonio Cerone, George J. Milne, George J. Milne - 1999
3 The Family of 4-phase Latch Protocols – Graham Birtwistle