A Fast Algorithm for Optimal Wire-Sizing Under Elmore Delay Model (1996)


Download Links

by Chung-Ping Chen And , Chung-ping Chen , D. F. Wong
Venue:In Proc. IEEE ISCAS

Active Bibliography

Maximum Likelihood Estimation: A Single and Multi-objective Entropy Optimization Approach – Bablu Samanta
6 A general approach to sparse basis selection: Majorization, concavity, and affine scaling – K. Kreutz-Delgado, B. D. Rao - 1997
11 An efficient and optimal algorithm for simultaneous buffer and wire sizing – Chris C. N. Chu, D. F. Wong - 1999
Geometric Programming Problems with Fuzzy Parameters and its Application to Crane Load Sway 1 – S. Yousef, N. Badra, T. G. Abu-el Yazied
80 Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation – Chung-ping Chen, Chris C. N. Chu, D. F. Wong - 1997
Optimal Power Control in Interference-Limited Fading Wireless Channels With Outage-Probability Specifications – Sunil K, Stephen Boyd
51 Optimal design of a CMOS op-amp via geometric programming – Maria Del Mar Hershenson, Stephen P. Boyd, Thomas H. Lee - 2001
12 Bandwidth Extension in CMOS with Optimized On-Chip Inductors – Sunderarajan S. Mohan, Maria del Mar Hershenson, Stephen P. Boyd, Thomas H. Lee - 2000
unknown title – unknown authors
Chip and Package Co-Design of Clock Networks – Qing Zhu, Wayne Wei-ming Dai, David Helmbold, Martine Schlag - 1995
Bounded-Skew Clock and Steiner Routing Under Elmore Delay – Jason Cong Andrew, Andrew B. Kahng, Cheng-kok Koh, C. -w. Albert Tsao - 1995
Crosstalk Noise Avoidance In Asynchronous Circuits – Alexander Taubin, Alex Kondratyev, Jordi Cortadella, Luciano Lavagno
Hybrid Structured Clock Network Construction – Haihua Su Sachin - 2001
Clock Tree Synthesis For Multi-Chip Modules – Daksh Lehther And
Clock-Tree Power Optimization based on RTL Clock-Gating Monica Donno – Monica Donno Bulldast, Monica Donno, Alessandro Ivaldi
1 Behavioral Transformations to Increase Noise Immunity in Asynchronous Specifications – Alexander Taubin, Alex Kondratyev, Luciano Lavagno, Jordi Cortadella - 1998
1 Integrated placement and skew optimization for rotary clocking – Ganesh Venkataraman, Jiang Hu, Frank Liu, C-n. Sze - 2006
2 Power Optimization in VLSI Layout: A Survey – Massoud Pedram, Hirendu Vaishnav - 1997
1 Moment-based techniques for RLC clock tree construction – Daksh Lehther, Sachin S. Sapatnekar