Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache (1993)

Cached

Download Links

by Tse-yu Yeh , Deborah T. Marr , Yale N. Patt
Citations:99 - 4 self

Active Bibliography

Design of Trace Caches for High Bandwidth Instruction Fetching – Michael Sung, Arthur C. Smith
7 Branch History Table Indexing to Prevent Pipeline Bubbles in Wide-Issue Superscalar Processors – Tse-Yu Yeh, Yale N. Patt - 1993
9 Control Flow Prediction For Dynamic ILP Processors – Dionisios Pnevmatikatos, Manoj Franklin, Gurindar S. Sohi - 1993
18 Instruction Cache Fetch Policies for Speculative Execution – Dennis Lee, Jean-loup Baer, Brad Calder, Dirk Grunwald - 1995
1 Branch Prediction Architectures for 64-bit Address Space – Brad Calder, Brad Calder, Brad Calder, Dirk Grunwald, Dirk Grunwald, Dirk Grunwald - 1993
1 The Precomputed Branch Architecture – Brad Calder , Dirk Grunwald - 1997
19 A System Level Perspective on Branch Architecture Performance – Brad Calder, Dirk Grunwald, Joel Emer
119 Reducing indirect function call overhead in c++ programs – Brad Calder, Dirk Grunwald - 1994
66 Fast Accurate Instruction Fetch and Branch Prediction – Brad Calder, Dirk Grunwald - 1994
On the Realization of Fine-Grained Multithreading in Software – Andreas Grävinghoff
Trace Driven Simulation of Dynamic Branch Prediction Schemes – J. F. Gamez, S. Akhtar, S. N. J. Murthy, J. F. Gamez, S. Akhtar, S. N. J. Murthy - 2000
Branch Prediction and Multithreading (V2) – Sébastien Hily, André Seznec - 1996
21 Branch Prediction and Simultaneous Multithreading – Sébastien Hily, André Seznec, Projet Caps - 1996
277 Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching – Eric Rotenberg, Steve Bennett, James E. Smith, Eric Rotenberg - 1996
246 A Comparison of Dynamic Branch Predictors that use Two Levels of Branch History – Tse-Yu Yeh, Yale N. Patt - 1993
9 Trace processors: Exploiting hierarchy and speculation – Eric Rotenberg - 1999
115 The Multiscalar Architecture – Manoj Franklin - 1993
39 Exploiting Instruction Level Parallelism in the Presence of Conditional Branches – Scott Alan Mahlke - 1996
20 Compiler Technology for Future Microprocessors – Wen-mei W. Hwu, Richard E. Hank, David M. Gallagher, Scott A. Mahlke, Daniel M. Lavery, Grant E. Haab, John C. Gyllenhaal, David I. August - 1995