Reduced Power Dissipation Through Truncated Multiplication (1999)

by Michael J. Schulte , James E. Stine , John G. Jansen
Venue:in IEEE Alessandro Volta Memorial Workshop on Low Power Design
Citations:19 - 5 self

Documents Related by Co-Citation

32 Truncated multiplication with correction constant – M J Schulte, E E Swartzlander - 1993
230 Computer Arithmetic Algorithms – I Koren - 1993
16 Parallel reduced area multipliers – K C Bickerstaff, M Schulte, E E Swartzlander - 1995
105 Some schemes for parallel multipliers – L Dadda - 1965
12 Data-dependent truncation scheme for parallel multipliers – E J King, E E Swartzlander - 1997
212 A Suggestion for a Fast Multiplier – C Wallace - 1964
175 Signed-digit number representations for fast parallel arithmetic – A Avizienis - 1961
9 On-Line Arithmetic for Detection in Digital Communication Receivers – Sridhar Rajagopal, Joseph R. Cavallaro - 2001
10 Low-power CDMA Multiuser Receiver Architectures – Tao Long, Naresh R. Shanbhag - 1999
38 On-line arithmetic: An overview – M D Ercegovac - 1984
25 Real-Time Algorithms And Architectures For Multiuser Channel Estimation And Detection In Wireless Base-Station Receivers – Sridhar Rajagopal, Srikrishna Bhashyam, Joseph R. Cavallaro, Behnaam Aazhang - 2002
9 Truncated multiplication with approximate rounding – E E Swartzlander - 1999
14 Single-Precision Multiplier with Reduced Circuit Complexity for Signal Processing Applications – Y C Lim - 1992
16 Area efficient multiplier for digital signal processing applications – S S Kidambi, F El-Guibaly, A Antoniou - 1996
5 Design Tradeoffs Using Truncated Multipliers in Fir Filter Implementations – George Walters, E. George, Walters Iii, Michael Schulte - 2002
6 2-D DCT Using On-Line Arithmetic – Javier Bruguera, Tomas Lang - 1995
5 Ercegovac, “Design of a digit-slice on-line arithmetic unit – A Gorji-Sinaki, M D - 1981
6 Ercegovac, “Conventional and on-line arithmetic designs for high-speed recursive digital filters – J S Fernando, M D - 1992
5 The implementation of an efficient and high-speed inner-product processor – G Wang, M Tull - 2001