Reduced Power Dissipation Through Truncated Multiplication (1999)

by Michael J. Schulte , James E. Stine , John G. Jansen
Venue:in IEEE Alessandro Volta Memorial Workshop on Low Power Design
Citations:20 - 6 self

Documents Related by Co-Citation

32 Truncated multiplication with correction constant – M J Schulte, E E Swartzlander - 1993
235 Computer Arithmetic Algorithms – I Koren - 1992
1038 Multiuser Detection – S Verdu - 1998
107 Some schemes for parallel multipliers – L Dadda - 1965
220 A suggestion for a fast multiplier – C Wallace - 1964
1265 Adaptive Filter Theory – S Haykin - 1991
4064 Computer Architecture: A Quantitative Approach, 4th Edition – J L Hennessy, D Patterson - 2006
434 Low-Power CMOS Digital Design – Anantha P. Chandrakasan, Samuel Sheng, Robert W. Brodersen - 1992
16 Parallel reduced area multipliers – K C Bickerstaff, M Schulte, E E Swartzlander - 1995