Aviv: A Retargetable Code Generator for Embedded Processors (1999)

Cached

Download Links

by Silvina Zimi Hanono
Citations:2 - 0 self

Documents Related by Co-Citation

6 Design Space Characterization for Architecture/Compiler Co-Exploration – Dirk Fischer, Jürgen Teich, Ralph Weper, Uwe Kastens, Michael Thies - 2001
9 Programmable Chips in Consumer Electronics and Telecommunications – G. Goossens, J. van Praet, D. Lanneer, W. Geurts, F. Thoen - 1996
4 Automatic and Optimized Generation of Compiled High-Speed RTL Simulators – Alexey Kupriyanov, Frank Hannig, Jürgen Teich - 2004
7 BUILDABONG: A Framework for Architecture/Compiler Co-Exploration for ASIPs – D Fischer, J Teich, M Thies, R Weper - 2003
6 Eijndhoven. PRMDL: A machine description language for clustered VLIW architectures – A Terechko, E Pol, J van - 2001
42 The Marion system for retargetable instruction scheduling – D G Bradlee, R R Henry, S J Eggers - 1991
22 Architecture Description Languages for Systems-on-Chip Design – Hiroyuki Tomiyama, Ashok Halambi, Peter Grun, Nikil Dutt, Alex Nicolau - 1999
12 Beyond Tool-Specific Machine Descriptions – Andreas Fauth - 1995
18 Retargeting of compiled simulators for digital signal processors using a machine description language – Stefan Pees, Andreas Hoffmann, Heinrich Meyr - 2000
10 Architecture Description Languages for Programmable Embedded Systems – Prabhat Mishra, Nikil Dutt - 2005
129 EXPRESSION: A language for architecture exploration through compiler/simulator retargetability – Ashok Halambi, Peter Grun, Vijay Ganesh, Asheesh Khare - 1999
41 Retargetable code generation based on structural processor descriptions. Design Automation for Embedded Systems – Rainer Leupers, Peter Marwedel - 1998
81 Describing instruction set processors using nML – A. Fauth, J. Van Praet, M. Freericks - 1995
19 A Methodology for Accurate Performance Evaluation in Architecture Exploration – George Hadjiyiannis, Srinivas Devadas - 1999
15 Architecture description languages for retargetable compilation – Wei Qin, Sharad Malik - 2002
5 Retargetable Postpass Optimization by Integer Linear Programming – D Kästner - 2000
5 High-Speed Event-Driven RTL Compiled Simulation – Alexey Kupriyanov , Frank Hannig, Jürgen Teich - 2004
11 Description and Simulation of Microprocessor Instruction Sets Using ASMs – Jürgen Teich, Philipp Kutter, Ralph Weper - 2000
1 Retargetable Postpass Optimization by Integer Linear Programming – D Kaestner - 2000