Aviv: A Retargetable Code Generator for Embedded Processors (1999)


Download Links

by Silvina Zimi Hanono
Citations:2 - 0 self

Active Bibliography

5 Code Generation Techniques – Todd Alan Proebsting - 1992
9 Multiobjective Synthesis of Low-Power Real-Time Distributed Embedded Systems – Robert P. Dick - 2002
1 ABSTRACT A Dynamic Programming Approach to Optimal Integrated Code Generation – Christoph Keßler
7 Unification of Register Allocation and Instruction Scheduling in Compilers for Fine-Grain Parallel Architectures – David A. Berson - 1996
A Brief Survey of the Recent Developments in Hardware-Software Codesign – J. Cai, D. W. Lloyd, Innes Jelly
On the Realization of Fine-Grained Multithreading in Software – Andreas Grävinghoff
90 ISDL: An Instruction Set Description Language for Retargetability – George Hadjiyiannis, Silvina Hanono, Srinivas Devadas - 1997
5 Near-Optimal Instruction Selection on DAGs – David Ryan Koes, Seth Copen Goldstein - 2008
9 Programmable Chips in Consumer Electronics and Telecommunications – G. Goossens, J. van Praet, D. Lanneer, W. Geurts, F. Thoen - 1996
23 Combining Register Allocation and Instruction Scheduling – Rajeev Motwani, Krishna V. Palem, Vivek Sarkar, Salem Reyen - 1995
4 Codesign For Real-Time Video Applications – J. Wilberg - 1996
19 Code Optimizers and Register Organizations for Vector Architectures – Corinna Grace Lee - 1992
Register Allocation for Indirect Addressing in Loops – Guido Araujo and Sharad Malik, Guido Araujo, Guido Araujo, Sharad Malik, Sharad Malik - 1998
4 Integrated Prepass Scheduling for a Java Just-in-time Compiler on the IA-64 Architecture – Tatsushi Inagaki, Hideaki Komatsu, Toshio Nakatani - 2003
136 Register Allocation via Graph Coloring – Preston Briggs - 1992
46 CARS: A new code generation framework for clustered ILP processors – Krishnan Kailas, Ashok Agrawala - 2001
5 Minimum Register Instruction Sequence Problem: Revisiting Optimal Code Generation for DAGs – R. Govindarajan, H. Yang, J. N. Amaral, C. Zhang, G. R. Gao - 2001
10 Minimum Register Instruction Sequencing to Reduce Register Spills in Out-of-Order Issue Superscalar Architectures – R. Govindarajan, Hongbo Yang Member, José Nelson Amaral, Guang R. Gao, Senior Member, Senior Member, Senior Member - 2003
16 Machine-description driven compilers for EPIC and VLIW processors. Design Automation for Embedded Systems – B. Ramakrishna Rau, Vinod Kathail, Shail Aditya - 1999