|
8
|
Multiobjective Synthesis of Low-Power Real-Time Distributed Embedded Systems
– Robert P. Dick
- 2002
|
|
9
|
Programmable Chips in Consumer Electronics and Telecommunications
– G. Goossens, J. van Praet, D. Lanneer, W. Geurts, F. Thoen
- 1996
|
|
5
|
Code Generation Techniques
– Todd Alan Proebsting
- 1992
|
|
6
|
Unification of Register Allocation and Instruction Scheduling in Compilers for Fine-Grain Parallel Architectures
– David A. Berson
- 1996
|
|
|
A Brief Survey of the Recent Developments in Hardware-Software Codesign
– J. Cai, D. W. Lloyd, Innes Jelly
|
|
83
|
ISDL: An Instruction Set Description Language for Retargetability
– George Hadjiyiannis, Silvina Hanono, Srinivas Devadas
- 1997
|
|
|
On the Realization of Fine-Grained Multithreading in Software
– Andreas Grävinghoff
|
|
34
|
LISA - Machine Description Language and Generic Machine Model for HW/SW Co-Design
– Vojin Zivojnovic, Stefan Pees, Heinrich Meyr
- 1996
|
|
22
|
Combining Register Allocation and Instruction Scheduling
– Rajeev Motwani, Krishna V. Palem, Vivek Sarkar, Salem Reyen
- 1995
|
|
4
|
Codesign For Real-Time Video Applications
– J. Wilberg
- 1996
|
|
19
|
Code Optimizers and Register Organizations for Vector Architectures
– Corinna Grace Lee
- 1992
|
|
21
|
Architecture Description Languages for Systems-on-Chip Design
– Hiroyuki Tomiyama, Ashok Halambi, Peter Grun, Nikil Dutt, Alex Nicolau
- 1999
|
|
40
|
CARS: A new code generation framework for clustered ILP processors
– Krishnan Kailas, Ashok Agrawala
- 2001
|
|
5
|
Minimum Register Instruction Sequence Problem: Revisiting Optimal Code Generation for DAGs
– R. Govindarajan, H. Yang, J. N. Amaral, C. Zhang, G. R. Gao
- 2001
|
|
8
|
Minimum Register Instruction Sequencing to Reduce Register Spills in Out-of-Order Issue Superscalar Architectures
– R. Govindarajan, Hongbo Yang Member, José Nelson Amaral, Guang R. Gao, Senior Member, Senior Member, Senior Member
- 2003
|
|
47
|
Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator
– Silvina Hanono, Srinivas Devadas
- 1998
|
|
16
|
Machine-description driven compilers for EPIC and VLIW processors. Design Automation for Embedded Systems
– B. Ramakrishna Rau, Vinod Kathail, Shail Aditya
- 1999
|
|
8
|
Architecture Description Languages for Programmable Embedded Systems
– Prabhat Mishra, Nikil Dutt
- 2005
|
|
13
|
Register Allocation Sensitive Region Scheduling
– Cindy Norris, Lori. L. Pollock
- 1995
|
