Fast and Exact Simultaneous Gate and Wire Sizing by Lagrangian Relaxation (1997)

by Chung-ping Chen , Chris C. N. Chu , D. F. Wong
Venue:In Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Citations:80 - 8 self

Documents Related by Co-Citation

164 TILOS: a posynomial programming approach to transistor sizing – J P Fishburn, A E Dunlop - 1985
366 The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers – W C Elmore - 1948
90 An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization – Sachin S. Sapatnekar, Vasant B. Rao, Pravin M. Vaidya, Sung-mo Kang - 1993
28 Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation – C-P Chen, Y-W Chang, D F Wong - 1996
33 Dual-Threshold Voltage Assignment with Transistor Sizing for Low Power CMOS Circuits – P Pant, R Roy, A Chatterjee
102 Performance optimization of VLSI interconnect layout – Jason Cong, Lei He, Cheng-kok Koh, Patrick H. Madden - 1996
109 Optimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model – John Lillis, Chung-kuan Cheng, Senior Member, Ting-ting Y. Lin - 1995
16 Gate Sizing: a General Purpose Optimization Approach – Olivier Coudert - 1996
29 New Algorithms for Gate Sizing: A Comparative Study – Olivier Coudert, Ramsey Haddad, Srilatha Manne - 1996
14 An exact algorithm for low power library-specific gate re-sizing – D S Chen, M Sarrafzadeh - 1996
57 Buffered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization – Takumi Okamoto , Jason Cong - 1996
13 Delay And Area Optimization For Discrete Gate Sizes Under Double-Sided Timing Constraints – Weitong Chuang, Sachin S. Sapatnekar, Ibrahim N. Hajj - 1993
27 Digital Circuit Optimization via Geometric Programming – Stephen P. Boyd, Seung-jean Kim, Dinesh D. Patil, Mark A. Horowitz - 2005
402 Digital Integrated Circuits : A Design Perspective – J M Rabaey - 2003
25 A New Class of Convex Functions for Delay Modeling and their Application to the Transistor Sizing Problem – K Kasamsetty, M Ketkar, S Sapatnekar
3668 Convex optimization – S Boyd, L Vandenberghe - 2004
27 Optimal wiresizing under Elmore delay model – J Cong, K-S Leung - 1995
50 Simulataneous Driver and Wire Sizing for Performance and Power Optimization – Jason Cong, Cheng-kok Koh - 1994
22 Optimal Non-Uniform Wire-Sizing under the Elmore Delay Model – Chung-ping Chen, Hai Zhou, D. F. Wong - 1996