Optimal Wire and Transistor Sizing for Circuits with Non-Tree Topology (1997)

by Lieven Vandenberghe , Stephen Boyd , Abbas El Gamal
Venue:in Proc. Int. Conf. on Computer Aided Design
Citations:28 - 11 self

Documents Related by Co-Citation

43 Portifolio optimization with linear and fixed transaction costs – M Lobo, M Fazel, S Boyd
1702 Compressed sensing – David L. Donoho
3619 Convex Optimization – S Boyd, L Vandenberghe - 2004
1808 Regression Shrinkage and Selection Via the Lasso – Robert Tibshirani - 1994
16 Optimizing dominant time constant in RC circuits – Lieven Vandenberghe, Stephen Boyd, Abbas El Gamal - 1996
30 Low-authority controller design via convex optimization – Arash Hassibi, Jonathan How, Stephen Boyd - 1999
39 Geometric programming: methods, computations and applications – J Ecker - 1980
61 Robust modeling with erratic data – J F Claerbout, F Muir - 1973
1286 Robust Uncertainty Principles: Exact Signal Reconstruction From Highly Incomplete Frequency Information – Emmanuel J. Cand├Ęs, Justin Romberg, Terence Tao - 2006
165 TILOS: A posynomial programming approach to transistor sizing – J P Fishburn, A E Dunlop - 1985
91 An Exact Solution to the Transistor Sizing Problem for CMOS Circuits Using Convex Optimization – Sachin S. Sapatnekar, Vasant B. Rao, Pravin M. Vaidya, Sung-mo Kang - 1993
293 Just Relax: Convex Programming Methods for Identifying Sparse Signals in Noise – Joel A. Tropp - 2006
4 A 12.7Mchip/s all-digital BPSK direct sequence spread-spectrum IF transceiver in 1.2m CMOS – C Chien, P Yang, E Cohen, R Jain, H Samueli - 1994
13 A new approach to simultaneous buffer insertion and wire sizing – Chris C. N. Chu, D. F. Wong - 1997
19 Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology – Jason Cong, Lei He, Andrew B. Kahng, David Noice, Nagesh Shirali, Steve H.-C. Yen - 1997
28 Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation – C-P Chen, Y-W Chang, D F Wong - 1996
53 Optimal Wiresizing Under the Distributed Elmore Delay Model – Jason Cong, Kwok-shing Leung - 1993
38 GLOBAL INTERCONNECT SIZING AND SPACING WITH CONSIDERATION OF COUPLING CAPACITANCE – Jason Cong, et al. - 1997
109 Optimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model – John Lillis, Chung-kuan Cheng, Senior Member, Ting-ting Y. Lin - 1995