Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing (1998)

View PDF

Download Links

by Sanjay Jeram Patel , Marius Evers , Yale N. Patt
Citations:58 - 6 self

Documents Related by Co-Citation

66 Dynamic flow instruction cache memory organized around trace segments independent of virtual address line. U.S. Patent Number 5,381,533 – A Peleg, U Weiser - 1994
290 Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching – Eric Rotenberg, Steve Bennett, James E. Smith, Eric Rotenberg - 1996
650 Trace scheduling: A technique for global microcode compaction – J A Fisher - 1981
91 Putting the fill unit to work: Dynamic optimizations for trace cache microprocessors – Daniel Holmes Friendly, Sanjay Jeram Patel, Yale N. Patt - 1998
124 Optimization of Instruction Fetch Mechanisms for High Issue Rates – Thomas M. Conte, Kishore N. Menezes, Patrick M. Mills, Burzin A. Patel - 1995
85 Path-based next trace prediction – Eric Rotenberg, James E. Smith, Eric Rotenberg, James E. Smith - 1997
444 Evaluating Future Microprocessors: the SimpleScalar Tool Set – Doug Burger, Todd M. Austin, Steve Bennett - 1996
272 The Superblock: An effective technique for VLIW and superscalar compilation – Wen-mei W. Hwu, Scott A. Mahlke, William Y. Chen, Pohua P. Chang, Nancy J. Warter, Roger A. Bringmann, Roland G. Ouellette, Richard E. Hank, Tokuzo Kiyohara, Grant E. Haab, John G. Holm, Daniel M. Lavery - 1993
580 Combining branch predictors – S McFarling - 1993