Performance-Driven Interconnect Design Based on Distributed RC Delay Model (1993)

Cached

Download Links

by Jason Cong , Kwok-shing Leung , Dian Zhou
Venue:in Proc. Design Automation Conf
Citations:62 - 22 self

Documents Related by Co-Citation

321 The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers – W C Elmore - 1948
161 Signal Delay in RC Tree Networks – J Rubinstein, P Penfield, M A Horowitz - 1983
68 Provably good performance-driven global routing – Jingsheng Cong, Andrew B. Kahng, Associate Member, Gabriel Robins, Majid Sarrafzadeh, C. K. Wong - 1992
48 Optimal Wiresizing Under the Distributed Elmore Delay Model – Jason Cong, Kwok-shing Leung - 1993
38 High-Performance Routing Trees With Identified Critical Sinks – Kenneth D. Boese, Andrew B. Kahng, Gabriel Robins - 1992
49 Simulataneous Driver and Wire Sizing for Performance and Power Optimization – Jason Cong, Cheng-kok Koh - 1994
91 Optimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model – John Lillis, Chung-kuan Cheng, Senior Member, Ting-ting Y. Lin - 1995
26 A Direct Combination of the Prim and Dijkstra Constructions for Improved Performance-Driven Global Routing – C. J. Alpert, T. C. Hu, J. H. Huang, A. B. Kahng - 1993
41 RC Interconnect Optimization under the Elmore Delay Model – Sachin S. Sapatnekar - 1994
27 Ginneken, "Buffer placement in distributed RC-tree networks for minimal Elmore delay – L P P P van - 1990
24 Critical Net Routing – J P Cohoon, L J Randall - 1991
86 A new class of iterative Steiner tree heuristics with good performance – Andrew B. Kahng, Gabriel Robins - 1992
26 Performance-Driven Steiner Tree Algorithms for Global Routing – X Hong, T Xue, E S Kuh, C K Cheng, J Huang - 1993
10 Dynamically-Wiresized Elmore-Based Routing Constructions – Todd D. Hodes, Bernard A. Mccoy, Gabriel Robins - 1994
382 Circuits, interconnections and packaging for VLSI – H B Bakoglu - 1990
43 New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing – John Lillis, Chung-Kuan Cheng, Ting-Ting Y. Lin, Ching-Yen Ho - 1996
24 Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation – C P Chen, Y W Chang, D F Wong - 1996
16 A sensitivity-based wiresizing approach to interconnect optimization of lossy transmission line topologies – T Xue, E S Kuh, Q Yu - 1996
51 Buffered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization – Takumi Okamoto , Jason Cong - 1996