Optimal Wiresizing for Interconnects with Multiple Sources (1996)

by Jason Cong , Lei He
Venue:ACM Trans. on Design Automation of Electronics Systems
Citations:42 - 18 self

Documents Related by Co-Citation

11502 Computers and Intractability, A Guide to the Theory of NPCompleteness – M R Garey, D S Johnson - 1979
406 The transient response of damped linear networks with particular regard to wideband amplifiers – W C Elmore - 1948
118 Optimal wire sizing and buffer insertion for low power and a generalized delay model – J Lillis, C K Cheng, T T Y Lin - 1995
56 Optimal Wiresizing Under the Distributed Elmore Delay Model – Jason Cong, Kwok-shing Leung - 1993
109 Performance optimization of VLSI interconnect layout – Jason Cong, Lei He, Cheng-kok Koh, Patrick H. Madden - 1996
46 Optimal Wire-Sizing Formula Under the Elmore Delay Model – Chung-ping Chen, Yao-ping Chen, D. F. Wong - 1996
29 Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation – C P Chen, Y W Chang, D F Wong - 1996
50 RC interconnect optimization under the Elmore delay model – Sachin S. Sapatnekar - 1994
36 A sequential quadratic programming approach to concurrent gate and wire sizing – Noel Menezes, Ross Baldick, Lawrence T. Pileggi - 1995