Optimal Wiresizing for Interconnects with Multiple Sources (1996)

by Jason Cong , Lei He
Venue:ACM Trans. on Design Automation of Electronics Systems
Citations:42 - 18 self

Documents Related by Co-Citation

365 The Transient Response of Damped Linear Networks with Particular Regard to Wideband Ampli ers – W C Elmore - 1948
53 Optimal Wiresizing Under the Distributed Elmore Delay Model – Jason Cong, Kwok-shing Leung - 1993
109 Optimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model – John Lillis, Chung-kuan Cheng, Senior Member, Ting-ting Y. Lin - 1995
42 Optimal Wire-Sizing Formula Under the Elmore Delay Model – Chung-ping Chen, Yao-ping Chen, D. F. Wong - 1996
103 Performance optimization of VLSI interconnect layout – Jason Cong, Lei He, Cheng-kok Koh, Patrick H. Madden - 1996
28 Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation – C-P Chen, Y-W Chang, D F Wong - 1996
46 RC interconnect optimization under the Elmore delay model – Sachin S. Sapatnekar - 1994
34 A sequential quadratic programming approach to concurrent gate and wiring sizing – N Menezes, R Baldick, L T Pileggi - 1995
19 Simultaneous buffer and wire sizing for performance and power optimization – Jason Cong, Cheng-kok Koh, Kwok-shing Leung - 1996
50 Simulataneous Driver and Wire Sizing for Performance and Power Optimization – Jason Cong, Cheng-kok Koh - 1994
66 Interconnect design for deep submicron ICs – Jason Cong, Zhigang Pan, Lei He, Cheng-Kok Koh, Kei-Yong Khoo - 1997
57 Buffered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization – Takumi Okamoto , Jason Cong - 1996
67 Performance-Driven Interconnect Design Based on Distributed RC Delay Model – Jason Cong, Kwok-shing Leung, Dian Zhou - 1993
80 Ginneken, “Buffer Placement in Distributed RCtree Networks for Minimal Elmore Delay – L P P van - 1990
21 Optimal Non-Uniform Wire-Sizing under the Elmore Delay Model – Chung-ping Chen, Hai Zhou, D. F. Wong - 1996
17 Shaping A VLSI Wire to Minimize Elmore Delay – John Fishburn, Shaping A Vlsi, Wire Minimize, Elmore Delay - 1997
180 Signal delay in rc tree networks – Paul Penfield, Jorge Rubinstein - 1983
16 An Efficient Approach To Simultaneous Transistor And Interconnect Sizing – Jason Cong, Lei He - 1996
14 A fast algorithm for optimal wire-sizing under Elmore delay model – Chung-Ping Chen, D F Wong - 1996