Minimal Subset Evaluation: Rapid Warm-up for Simulated Hardware State (2001)

Cached

Download Links

by John W. Haskins , Jr. , Kevin Skadron
Venue:In Proceedings of the 2001 International Conference on Computer Design
Citations:22 - 1 self

Documents Related by Co-Citation

88 Reducing State Loss for Effective Trace Sampling of Superscalar Processors – Thomas M. Conte, Mary Ann, Hirsch Kishore, N. Menezes - 1996
520 Automatically characterizing large scale program behavior – Timothy Sherwood, Erez Perelman, Greg Hamerly - 2002
1461 The simplescalar tool set, version 2.0 – Doug Burger - 1997
65 Choosing Representative Slices of Program Execution for Microarchitecture Simulations: A Preliminary Application to the Data Stream – Lafage Andr'e Seznec, André Seznec, Thierry Lafage - 2000
153 SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling – Roland E. Wunderlich, Thomas F. Wenisch, Babak Falsafi, James C. Hoe - 2003
83 Modeling Superscalar Processors via Statistical Simulation – Sébastien Nussbaum, James E. Smith - 2001
230 Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications – Tim Sherwood, Erez Perelman, Brad Calder - 2001
62 Adapting the SPEC 2000 benchmark suite for simulation-based computer architecture research – A KleinOsowski, J Flynn, N Meares, D Lilja - 2000
73 HLS: Combining Statistical and Symbolic Simulation to Guide Microprocessor Designs – Mark Oskin, Frederic T. Chong, Matthew Farrens - 2000
35 Accelerating Architectural Simulation by Parallel Execution of Trace Samples – Gary Lauterbach - 1994
17 Memory Reference Reuse Latency: Accelerated Sampled Microarchitecture Simulation – John W. Haskins, Jr., Kevin Skadron - 2002
85 Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems – Subhasis Laha, J P, R Iyer - 1988
691 Atom: A system for building customized program analysis tools – Amitabh Srivastava, Alan Eustace - 1994
74 A Comparison of Trace-Sampling Techniques for Multi-Megabyte Caches – Kessler Mark Hill, R. E. Kessler, Mark D. Hill, David A. Wood - 1994
74 A Model for Estimating Trace-Sample Miss Ratios – David Wood, Mark D. Hill, R. E. Kessler - 1991
157 Phase Tracking and Prediction – Timothy Sherwood, Suleyman Sair, Brad Calder - 2003
24 DiST A Simple, Reliable, and Scalable Method to Significantly Reduce – Sylvain Girbal, Gilles Mouchard, Albert Cohen, Olivier Temam - 2003
174 MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research – AJ KleinOsowski, David J. Lilja - 2002
24 Efficient Sampling Startup for Sampled Processor Simulation – Michael Van Biesbrouck, Lieven Eeckhout, Brad Calder - 2005