Interconnect Estimation and Planning for Deep Submicron Designs (1998)

by Jason Cong , David Zhigang Pan
Venue:IN PROC. DESIGN AUTOMATION CONF
Citations:26 - 19 self

Documents Related by Co-Citation

1779 The SimpleScalar tool set, version 2.0 – Doug Burger, Todd M. Austin - 1997
109 Performance optimization of VLSI interconnect layout – Jason Cong, Lei He, Cheng-kok Koh, Patrick H. Madden - 1996
447 The transient response of damped linear networks with particular regard to wideband amplifiers – W Elmore - 1948
32 Interconnect Delay Estimation Models for Synthesis and Design Planning – Jason Cong, et al. - 1999
277 CACTI: An enhanced cache access and cycle time model – S Wilton, N Jouppi - 1996
499 Circuits, Interconnections, and Packaging for VLSI – H B Bakoglu - 1990
1250 Wattch: A Framework for Architectural-Level Power Analysis and Optimizations – David Brooks, Vivek Tiwari, Margaret Martonosi - 2000
4487 Optimization by simulated annealing – S. Kirkpatrick, C. D. Gelatt, M. P. Vecchi - 1983
1115 Cramming More Components onto Integrated Circuits – G E Moore - 1965