Interconnect Estimation and Planning for Deep Submicron Designs (1998)

by Jason Cong , David Zhigang Pan
Venue:IN PROC. DESIGN AUTOMATION CONF
Citations:25 - 18 self

Documents Related by Co-Citation

132 Increasing processor performance by implementing deeper pipelines – Eric Sprangle, Doug Carmean - 2002
25 Interconnect Delay Estimation Models for Synthesis and Design Planning – Jason Cong, et al. - 1999
28 Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation – C-P Chen, Y-W Chang, D F Wong - 1996
66 Interconnect design for deep submicron ICs – Jason Cong, Zhigang Pan, Lei He, Cheng-Kok Koh, Kei-Yong Khoo - 1997
103 Performance optimization of VLSI interconnect layout – Jason Cong, Lei He, Cheng-kok Koh, Patrick H. Madden - 1996
69 An Interconnect-Centric Design Flow for Nanometer Technologies – Jason Cong - 1999
67 Buffer Block Planning for Interconnect-Driven Floorplanning – Jason Cong, Tianming Kong, David Zhigang Pan - 1999
365 The Transient Response of Damped Linear Networks with Particular Regard to Wideband Ampli ers – W C Elmore - 1948
57 Buffered Steiner Tree Construction with Wire Sizing for Interconnect Layout Optimization – Takumi Okamoto , Jason Cong - 1996
7 Theory and Algorithm of Local-Refinement Based Optimization with Application to Device and Interconnect Sizing – Jason Cong, Lei He - 1999
53 Optimal Wiresizing Under the Distributed Elmore Delay Model – Jason Cong, Kwok-shing Leung - 1993
42 Optimal Wiresizing for Interconnects with Multiple Sources – Jason Cong, Lei He - 1996
67 Performance-Driven Interconnect Design Based on Distributed RC Delay Model – Jason Cong, Kwok-shing Leung, Dian Zhou - 1993
225 CACTI: An Enhanced Cache Access and Cycle Time Model – Steven J. E. Wilton, Norman P. Jouppi - 1996
46 RC interconnect optimization under the Elmore delay model – Sachin S. Sapatnekar - 1994
109 Optimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model – John Lillis, Chung-kuan Cheng, Senior Member, Ting-ting Y. Lin - 1995
12 Optimal shape function for a bidirectional wire under Elmore delay model – Y GAO, D F WONG - 1997
42 Optimal Wire-Sizing Formula Under the Elmore Delay Model – Chung-ping Chen, Yao-ping Chen, D. F. Wong - 1996
19 Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology – Jason Cong, Lei He, Andrew B. Kahng, David Noice, Nagesh Shirali, Steve H.-C. Yen - 1997