A Study of Single-Chip Processor/Cache Organizations for Large Numbers of Transistors (1994)

by Matthew Farrens , Andrew R. Pleszkun , Gary Tyson
Venue:In Proceedings of the 21st Annual International Symposium on Computer Architecture
Citations:33 - 1 self

Documents Related by Co-Citation

798 Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers – Norman P. Jouppi, Of A Small Fullyassociative - 1990
516 Multiscalar Processors – Gurindar S. Sohi, Scott E. Breach, T. N. Vijaykumar - 1995
1565 The SimpleScalar tool set, version 2.0 – Doug Burger, Todd M. Austin - 1997
3950 Computer Architecture: a Quantitative Approach – J L Hennessy, D A Patterson - 1990
291 Tempest and Typhoon: User-level Shared Memory – Steven K. Reinhardt, James R. Larus, David A. Wood - 1994
97 Tradeoffs in Two-Level On-Chip Caching – Norman P. Jouppi, Steven J. E. Wilton - 1993
583 The nas parallel benchmarks – D. H. Bailey, E. Barszcz, J. T. Barton, D. S. Browning, R. L. Carter, R. A. Fatoohi, P. O. Frederickson, T. A. Lasinski, H. D. Simon, V. Venkatakrishnan, S. K. Weeratunga - 1991
676 Simultaneous Multithreading: Maximizing On-Chip Parallelism – Dean M. Tullsen , Susan J. Eggers, Henry M. Levy - 1995
40 The Alpha AXP architecture and 21 064 processor – E McLellan - 1993
242 An enhanced access and cycle time model for on-chip caches – Steven J. E. Wilton - 1994
374 The Stanford DASH multiprocessor – Daniel Lenoski, James Laudon, Kourosh Gharachorloo, Wolf-dietrich Weber, Anoop Gupta, John Hennessy, Mark Horowitz, Monica S. Lam, Dash The Ease-of-use - 1992
282 Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures – Vikas Agarwal, M.S. Hrishikesh, Stephen W. Keckler, Doug Burger - 2000
393 The Alpha 21264 microprocessor – R E Kessler - 1999
195 Piranha: A scalable architecture based on single-chip multiprocessing – Luiz AndrĂ© Barroso, Kourosh Gharachorloo, Robert Mcnamara, Andreas Nowatzyk, Shaz Qadeer, Barton Sano, Scott Smith, Robert Stets, Ben Verghese - 2000
4 Area And Performance Analysis Of Processor Configurations With Scaling Of Technology – Steve Fu, Steve Fu, Steve Fu, Michael Flynn, Michael Flynn, Michael Flynn - 1994
22 A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001 – J C Eble, V K De, D S Wills, J D Meindl - 1996
29 The Performance Impact of Incomplete Bypassing in Processor Pipelines – Pritpal S. Ahuja, Douglas W. Clark, Anne Rogers - 1995
330 An Efficient Algorithm for Exploiting Multiple Arithmetic Units – R M Tomasulo - 1967
511 Software pipelining: An effective scheduling technique for VLIW machines – Monica Lam - 1988