A Study of Single-Chip Processor/Cache Organizations for Large Numbers of Transistors (1994)

by Matthew Farrens , Andrew R. Pleszkun , Gary Tyson
Venue:In Proceedings of the 21st Annual International Symposium on Computer Architecture
Citations:33 - 1 self

Documents Related by Co-Citation

799 Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers – Norman P. Jouppi, Of A Small Fullyassociative - 1990
516 Multiscalar Processors – Gurindar S. Sohi, Scott E. Breach, T. N. Vijaykumar - 1995
677 Simultaneous Multithreading: Maximizing On-Chip Parallelism – Dean M. Tullsen , Susan J. Eggers, Henry M. Levy - 1995
3962 Computer architecture: a quantitative approach, (3rd edition – J L Hennessy, D A Patterson - 2002
1565 The SimpleScalar tool set, version 2.0 – Doug Burger, Todd M. Austin - 1997
97 Tradeoffs in Two-Level On-Chip Caching – Norman P. Jouppi, Steven J. E. Wilton - 1993
584 The nas parallel benchmarks – D. H. Bailey, E. Barszcz, J. T. Barton, D. S. Browning, R. L. Carter, R. A. Fatoohi, P. O. Frederickson, T. A. Lasinski, H. D. Simon, V. Venkatakrishnan, S. K. Weeratunga - 1991
361 The Case for a Single-Chip Multiprocessor – Kunle Olukotun, Basem A. Nayfeh, Lance Hammond, Ken Wilson, Kunyung Chang - 1996
295 Tempest and Typhoon: User-level Shared Memory – Steven K. Reinhardt, James R. Larus, David A. Wood - 1994
4 Area And Performance Analysis Of Processor Configurations With Scaling Of Technology – Steve Fu, Steve Fu, Steve Fu, Michael Flynn, Michael Flynn, Michael Flynn - 1994
22 A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001 – J C Eble, V K De, D S Wills, J D Meindl - 1996
29 The Performance Impact of Incomplete Bypassing in Processor Pipelines – Pritpal S. Ahuja, Douglas W. Clark, Anne Rogers - 1995
330 An Efficient Algorithm for Exploiting Multiple Arithmetic Units – R M Tomasulo - 1967
511 Software pipelining: An effective scheduling technique for VLIW machines – Monica Lam - 1988
467 Design and Evaluation of a Compiler Algorithm for Prefetching – Todd C. Mowry, Monica S. Lam, Anoop Gupta - 1992
40 The Alpha AXP architecture and 21 064 processor – E McLellan - 1993
242 An enhanced access and cycle time model for on-chip caches – Steven J. E. Wilton - 1994
17 Scalable Directories for Cache-Coherent Shared Memory Multiprocessors – W-D Weber - 1993
5 A distributed shared memory multiprocessors: ASURA {Memory and cache architecture – S Mori, H Saito, M Goshima, M Yanaghihara, T Tanaka, D Fraser, K Joe, H Nitta, S Tomita - 1994