3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration (2001)

Cached

Download Links

by Kaustav Banerjee , Shukri J. Souri , Pawan Kapur , Krishna C. Saraswat
Venue:Proceedings of the IEEE
Citations:98 - 6 self

Documents Related by Co-Citation

86 Compact thermal modeling for temperature-aware design – Wei Huang, Mircea R. Stan, Kevin Skadron, Karthik Sankaranarayanan, Shougata Ghosh, Sivakumar Velusamy - 2004
18 Thermal analysis of heterogeneous 3-D ICs with various integration schemes – T-Y Chiang, S J Souri, C O Choi, K C Saraswat - 2001
72 Efficient thermal placement of standard cells in 3d ics using a force directed approach – Brent Goplen
44 Design space exploration for 3D architectures – Y Xie, G Loh, B Black, K Bernstein
18 Two benchmarks to facilitate the study of compact thermal modeling phenomena – C J M Lasance - 2001
16 The development of component-level thermal compact models of a c4/cbga interconnect technology: The motorola powerpc 603 and powerpc 604 risc microproceesors – J Parry, H Rosten, G B Kromann - 1998
22 Compact Modeling and SPICE-Based Simulation for Electrothermal Analysis of Multilevel ULSI Interconnects – Ting-yen Chiang, Kaustav Banerjee, Krishna C. Saraswat - 2001
10 A First Course – D L logan - 2006
44 Cell-level placement for improving substrate thermal distribution – C H Tsai, S M Kang - 2000
64 A thermal-driven floorplanning algorithm for 3D ICs – J Cong, J Wei, Y Zhang - 2004
433 Circuits, Interconnections, and Packaging for VLSI – H B Bakoglu - 1990
20 Resource-Constrained System-on-a-Chip Test: A Survey – Q Xu, N Nicolici - 2005
19 A Scan-Island Based Design Enabling Pre-bond Testability in Die-Stacked Microprocessors – D L Lewis, H-H S Lee - 2007
29 et al. Demystifying 3D ICs: The Pros and Cons of Going Vertical – W R Davis - 2005
26 Efficient full-chip thermal modeling and analysis – P Li - 2004
10 Compact thermal models for electronic systems,” Components and Packaging Technologies – M-N Sabry - 2003
10 Thermal compact models: An alternative approach – E Bosch - 2003
41 3-D Thermal-ADI - A Linear-Time Chip Level Transient Thermal Simulator – Ting-Yuan Wang, Charlie Chung-Ping Chen - 2002
1005 Wattch: A Framework for Architectural-Level Power Analysis and Optimizations – David Brooks, Vivek Tiwari, Margaret Martonosi - 2000