Low-cost Protection for SER Upsets and Silicon Defects

by Mojtaba Mehrara , Mona Attariyan , Smitha Shyam , Kypros Constantinides , Valeria Bertacco , Todd Austin
Citations:2 - 1 self

Documents Related by Co-Citation

330 The PARSEC benchmark suite: Characterization and architectural implications – Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, Kai Li - 2008
484 Principles and Practices of Interconnection Networks – W J Dally, B Towles - 2003
673 Automatically characterizing large scale program behavior – Timothy Sherwood, Erez Perelman, Greg Hamerly - 2002
1213 The SPLASH-2 programs: Characterization and methodological considerations – Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, Anoop Gupta - 1995
1126 Wattch: A Framework for Architectural-Level Power Analysis and Optimizations – David Brooks, Vivek Tiwari, Margaret Martonosi - 2000
433 Complexityeffective superscalar processors – Subbarao Palacharla, J. E. Smith - 1997
102 Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline – Nicholas J. Wang, Justin Quek, Todd M. Rafacz, Sanjay J. Patel - 2004
391 The Case for a Single-Chip Multiprocessor – Kunle Olukotun, Basem A. Nayfeh, Lance Hammond, Ken Wilson, Kunyung Chang - 1996
315 Design Challenges of Technology Scaling – S Borkar - 1999