JHDL -- An HDL for Reconfigurable Systems (1998)

Cached

Download Links

by Peter Bellows , Brad Hutchings
Venue:IN PROCEEDINGS OF IEEE WORKSHOP ON FPGAS FOR CUSTOM COMPUTING MACHINES
Citations:106 - 6 self

Documents Related by Co-Citation

56 J.R.Vazquez, ”The design and implementation of a context switching FPGA – S M Scalera - 1998
79 Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators – Jonathan Babb, Russell Tessier, Anant Agarwal
336 Garp: A MIPS Processor with a Reconfigurable Coprocessor – John R. Hauser , John Wawrzynek - 1997
19 Object oriented circuit-generators in Java – Michael Chu, Nicholas Weaver, Kolja Sulimma, Andre Dehon, John Wawrzynek - 1998
39 PAM-Blox: High performance FPGA design for adaptive computing – Oskar Mencer, Martin Morf, Michael J. Flynn - 1998
35 Managing pipeline-reconfigurable FPGAs – Srihari Cadambi, Jeffrey Weener, Seth Copen Goldstein, Herman Schmit, Donald E. Thomas - 1998
108 A time-multiplexed FPGA – S Trimberger, D Carberry, A Johnson, J Wong - 1997
45 Improving Functional Density Through Run-Time Circuit Reconfiguration – Michael J. Wirthlin, Brad L. Hutchings, Michael D. Rice - 1997
5 Run-time Parameterised Circuits for the Xilinx XC6200 – R Payne - 1997
14 An operating system for custom computing machines based on the Xputer paradigm – R Kress, R W Hartenstein, U Nageldinger - 1997
81 RaPiD - Reconfigurable Pipelined Datapath – Carl Ebeling, Darren C. Cronquist, Paul Franklin - 1996
26 Partitioning sequential circuits on dynamically reconfigurable FPGAs – D Chang, M Marek-Sadowska - 1999
32 Temporal Partitioning and Scheduling Data Flow Graphs for Re-configurable Computers – K Purna, D Bhatia - 1999
39 A CAD Suite for High-Performance FPGA Design – Brad Hutchings, Peter Bellows, Joseph Hawkins, Scott Hemmert, Brent Nelson, Mike Rytting - 1999
162 Processor Reconfiguration Through Instruction Set Metamorphosis: Compiler and Architecture – Peter Athanas, Harvey F. Silverman - 1993
18 Pipeline Morphing and Virtual Pipelines – W. Luk, N. Shirazi, S. R. Guo, P. Y. K. Cheung - 1997
19 Automatic synthesis of parallel programs targeted to dynamically reconfigurable logic arrays – M B Gokhale, A Marks - 1995
59 Real-time image processing on a custom computing platform – P Athanas, A Abbot - 1995
24 Run-Time Parameterizable cores – S A Guccione, D Levi - 1999