JHDL -- An HDL for Reconfigurable Systems (1998)

Cached

Download Links

by Peter Bellows , Brad Hutchings
Venue:IN PROCEEDINGS OF IEEE WORKSHOP ON FPGAS FOR CUSTOM COMPUTING MACHINES
Citations:99 - 6 self

Documents Related by Co-Citation

54 The design and implementation of a context switching FPGA – S M Scalera, J R Vazquez - 1998
75 Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators – Jonathan Babb, Russell Tessier, Anant Agarwal
321 Garp: A MIPS Processor with a Reconfigurable Coprocessor – John R. Hauser , John Wawrzynek - 1997
37 PAM-Blox: High performance FPGA design for adaptive computing – Oskar Mencer, Martin Morf, Michael J. Flynn - 1998
19 Object oriented circuit-generators in Java – Michael Chu, Nicholas Weaver, Kolja Sulimma, Andre Dehon, John Wawrzynek - 1998
35 Managing pipeline-reconfigurable FPGAs – Srihari Cadambi, Jeffrey Weener, Seth Copen Goldstein, Herman Schmit, Donald E. Thomas - 1998
100 A time-multiplexed FPGA – S Trimberger, D Carberry, A Johnson, J Wong - 1997
74 RaPiD - Reconfigurable Pipelined Datapath – Carl Ebeling, Darren C. Cronquist, Paul Franklin - 1996
42 Improving Functional Density Through Run-Time Circuit Reconfiguration – Michael J. Wirthlin, Brad L. Hutchings, Michael D. Rice - 1997
24 Partitioning Sequential Circuits on Dynamically Recon gurable FPGAs – D Chang, M Marek-Sadowska - 1999
13 An Operating System for Custom Computing Machines based on the Xputer Paradigm – R Kress, R W Hartenstein, U Nageldinger - 1997
5 Run-time Parameterised Circuits for the Xilinx XC6200 – R Payne - 1997
26 Temporal Partitioning and Scheduling Data Flow Graphs for Recon gurable Computers," in – K M G Purna, D Bhatia - 1999
36 A CAD Suite for High-Performance FPGA Design – Brad Hutchings, Peter Bellows, Joseph Hawkins, Scott Hemmert, Brent Nelson, Mike Rytting - 1999
156 Processor Reconfiguration Through Instruction Set Metamorphosis: Compiler and Architecture – Peter Athanas, Harvey F. Silverman - 1993
18 Pipeline Morphing and Virtual Pipelines – W. Luk, N. Shirazi, S. R. Guo, P. Y. K. Cheung - 1997
19 Automatic Synthesis of Parallel Programs Targeted to Dynamically Recon gurable Logic Arrays – M B Gokhale, A Marks - 1995
53 Real-Time Image Processing on a Custom Computing Platform – P Athanas, A Abbott - 1995
78 Splash 2: FPGAs in a Custom Computing Machine – D A Buell, J M Arnold, W J Kleinfelder - 1996