Processor Reconfiguration Through Instruction Set Metamorphosis: Compiler and Architecture (1993)

Cached

Download Links

by Peter Athanas , Harvey F. Silverman
Venue:IEEE Computer
Citations:181 - 5 self

Documents Related by Co-Citation

367 Garp: A MIPS Processor with a Reconfigurable Coprocessor – John R. Hauser , John Wawrzynek - 1997
204 A High-Performance Microarchitecture with Hardware-Programmable Functional Units – Rahul Razdan, Michael D. Smith - 1994
861 Applied Cryptography -- Protocols, Algorithms, and . . . – Bruce Schneier
4331 Computer Architecture: a quantitative approach (3rd ed – J L Hennessy, D A Patterson - 2003
862 MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems – Chunho Lee, Miodrag Potkonjak, William H. Mangione-smith
125 A Dynamic Instruction Set Computer – Michael J. Wirthlin, Brad L. Hutchings - 1995
106 DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century – AndrĂ© DeHon - 1994
122 OneChip: An FPGA processor with reconfigurable logic – Ralph D Wittig, Paul Chow - 1996
3933 Optimization by simulated annealing – S. Kirkpatrick, C. D. Gelatt, M. P. Vecchi - 1983