|
2135
|
Convex Optimization
– S Boyd, L Vandenberghe
- 2004
|
|
36
|
Optimal design of a CMOS op-amp via geometric programming
– Maria Del Mar Hershenson, Stephen P. Boyd, Thomas H. Lee
- 2001
|
|
27
|
An Infeasible Interior-Point Algorithm for Solving
– K O Kortanek, X Xu, Y Ye
- 1997
|
|
13
|
CMOS op-amp sizing using a geometric programming formulation
– P Mandal, V Visvanathan
- 2001
|
|
26
|
Simple accurate expressions for planar spiral inductances
– Sunderarajan S. Mohan, Maria Del Mar Hershenson, Stephen P. Boyd, Thomas H. Lee
- 1999
|
|
6
|
Optimization of Phase-Locked Loop Circuits via Geometric Programming
– David M. Colleran, Clemenz Portmann, Arash Hassibi, Cesar Crusius, Sunderarajan S. Mohan, Stephen Boyd, Thomas H. Lee, Maria del Mar Hershenson
- 2003
|
|
37
|
Geometric programming: methods, computations and applications
– J Ecker
- 1980
|
|
5
|
Design and optimization of LC oscillators
– Maria del Mar Hershenson, Ali Hajimiri, Sunderarajan S. Mohan, Stephen P. Boyd, Thomas H. Lee
- 1999
|
|
147
|
TILOS: A posynomial programming approach to transistor sizing
– J P Fishburn, A E Dunlop
- 1985
|
|
41
|
ATutorial on Geometric Programming
– S Boyd, S-J Kim, L Vandenberghe, A Hassibi
- 2007
|
|
19
|
Digital Circuit Optimization via Geometric Programming
– Stephen P. Boyd, Seung-jean Kim, Dinesh D. Patil, Mark A. Horowitz
- 2005
|
|
2
|
Automated design of operational transconductance amplifiers using reversed geometric programming
– Johan P. Vanderhaegen, Robert W. Brodersen
- 2004
|
|
143
|
Self-scaled barriers and interior-point methods for convex programming
– Y E Nesterov, M J Todd
- 1997
|
|
3
|
ORACLE: Optimization with Recourse of Analog Circuits Including Layout Extraction
– Yang Xu, Lawrence T. Pileggi, Stephen P.
- 2004
|
|
4
|
Statistical method for the analysis of interconnects delay in submicrometer layouts
– A Brambilla, P Maffezzoni
- 2001
|
|
4
|
A new method for robust design of digital circuitss
– D Patil, Y Yun, S-J Kim, S Boyd, M Horowitz
- 2004
|
|
11
|
Bandwidth Extension in CMOS with Optimized On-Chip Inductors
– Sunderarajan S. Mohan, Maria del Mar Hershenson, Stephen P. Boyd, Thomas H. Lee
- 2000
|
|
19
|
TAU: Timing analysis under uncertainty
– S Bhardwaj, S Vrudhula, D Blaauw
|
|
8
|
CAD for nanometer silicon design challenges and success
– J Kong
- 2004
|