Algorithmic Aspects of Symbolic Switch Network Analysis (1987)

Cached

Download Links

by Randal E. Bryant
Venue:IEEE Trans. CAD/IC
Citations:16 - 5 self

Documents Related by Co-Citation

63 Boolean analysis of MOS circuits – Randal E. Bryant - 1987
2927 Graph-based algorithms for Boolean function manipulation – Randal E. Bryant - 1986
57 A Switch Level Model Simulator for MOS Digital Systems – R E Bryant - 1984
20 Extraction of Gate Level Models from Transistor Circuits by Four-Valued Symbolic Analysis – Randal E. Bryant - 1991
44 Formal hardware verification by symbolic ternary trajectory evaluation – R E Bryant, D L Beatty, C-J H Seger - 1991
879 Symbolic Boolean manipulation with ordered binary-decision diagrams – Randal E Bryant - 1992
6 Symbolic Logic Simulation – I Hajj, D Saab - 1983
261 Algebraic Decision Diagrams and their Applications – R. Iris Bahar, Erica A. Frohm, Charles M. Gaona, Gary D. Hachtel, Enrico Macii, Abelardo Pardo, Fabio Somenzi - 1993
502 Symbolic Model Checking: An Approach to the State-Explosion Problem – K L McMillan - 1993
14 Comparing Layouts with HDL Models: A formal Verification Technique – T Kam, P A Subrahmanyam - 1992
9 Modeling of Circuit Delays – C-J H Seger, R E Bryant - 1990
23 Formal Verification of Digital Circuits Using Symbolic Ternary System Models – Randal E. Bryant, Carl-Johan H. Seger
21 Verifying pipelined hardware using symbolic logic simulation – S Bose, A Fisher - 1989
72 private communication – Chen, J. Kimball, Quô C Anh Ngô, S. S. Dragomir
4 Mapping switch-level simulation onto gate-level hardware accelerators," 28th DAC – A Jain, R E Bryant - 1991
3 Timing Analysis in Precharge/Unate Networks – P C McGeer, R K Brayton - 1990
6 Self resetting logic register and incrementer – R A Haring, M S Milshtein, T I Chappell, S H Dhong, B A Chappell - 1996
32 Efficient algorithms for computing the longest viable path in a combinational network – P C McGeer, R K Brayton - 1989
68 Timing Analysis of Computer Hardware – R B Hitchcock, G L Smith, D D Cheng - 1982