Efficient Procedure Mapping using Cache Line Coloring (1997)

by Amir H. Hashemi , David R. Kaeli , Brad Calder
Venue:IN PROCEEDINGS OF THE SIGPLAN'97 CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION
Citations:67 - 12 self

Documents Related by Co-Citation

249 HANSEN: Profile Guided Code Positioning – K PETTIS, R C - 1990
136 Achieving high instruction cache performance with an optimizing compiler – W W Hwu, P P Chang - 1989
61 Optimizing Instruction Cache Performance for Operating System Intensive Workloads – Josep Torrellas, Chun Xia, Russell Daigle - 1995
138 Program Optimization for Instruction Caches – Scott Mcfarling - 1989
50 Procedure Placement Using Temporal Ordering Information – Nikolas Gloy, Trevor Blackwell, Michael D. Smith, Brad Calder - 1997
691 Atom: A system for building customized program analysis tools – Amitabh Srivastava, Alan Eustace - 1994
140 A Practical Sys-tem for Intermodule Code Optimization at LinkTime – A Srivastava, D W Wall - 1993
90 Link-Time Optimization of Address Calculation on a 64-bit Architecture – Amitabh Srivastava, David W. Wall - 1994
87 Systems for Late Code Modification – David W. Wall - 1991
121 Cache Write Policies and Performance – Norman P. Jouppi - 1991
189 Exploiting hardware performance counters with flow and context sensitive profiling – Glenn Ammons, Thomas Ball, James R. Larus - 1997
7 Frame Buffer." Joel McCormack & Bob McNamara – A Smart - 1993
25 Optimal Finned Heat Sinks – William R Hamburgen - 1986
22 Integration and Packaging Plateaus of Processor Performance.’’ ‘‘A One-Dimensional Thermal Model for the VAX – Norman P Jouppi - 1990
53 Experience with a Software-Defined Machine Architecture – David W. Wall - 1991
24 Cache Coherence in Distributed Systems – Christopher A. Kent - 1987
11 Printed Circuit Board Routing.’’ Jeremy Dion – ‘‘Fast - 1988
22 Vector/Scalar Floating-Point Architecture – ‘‘A Unified - 1989
16 20-MIPS Sustained 32-bit CMOS Microprocessor with High Ratio of Sustained to Peak Performance – ‘‘A - 1989