Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search (2001)

Cached

Download Links

by Frank Schenkel , Michael Pronath , Stephan Zizala , Robert Schwencker , Helmut Graeb , Kurt Antreich
Venue:IEEE DAC
Citations:24 - 2 self

Active Bibliography

3 The Generalized Boundary Curve - A Common Method for Automatic Nominal Design and Design Centering of Analog Circuits – R. Schwencker, F. Schenkel, H. Graeb, K. Antreich - 2000
1 Automatic Design Centering of Analog Integrated Circuits Based On . . . – Robert Schwencker - 1999
1 Analog Circuit Sizing using Adaptive Worst-Case Parameter Sets – R. Schwencker, F. Schenkel, M. Pronath, H. Graeb - 2002
A DIRECT SEARCH METHOD FOR WORST CASE ANALYSIS AND YIELD OPTIMIZATION OF INTEGRATED CIRCUITS – Gregor Cijan - 2009
2 Defining Cost Functions for Robust IC Design and Optimization – Arpad Bürmen, et al.
1 Robust design and optimization of operating amplifiers – Árpád Bűrmen, Janez Puhan, Tadej Tuma - 2003
Automated Robust Design and Optimization of Integrated Circuits by Means of Penalty Functions – Fischer Verlag, Árpád Bűrmen, Drago Strle, Franc Bratkovič, Janez Puhan, Iztok Fajfar, Tadej Tuma
unknown title – unknown authors
1 Novel Algorithms for Fast Statistical Analysis of Scaled Circuits – Amith Singhee - 2007
CIP-DATA LIBRARY TECHNISCHE UNIVERSITEIT EINDHOVEN – Srinath Robin Naidu
INVITED PAPER Hierarchical Modeling, Optimization, and Synthesis for System-Level Analog and – Rf Designs - 2006
Design of Folded Cascode OTA in Different Regions of Operation through gm/ID Methodology – H. Daoud Dammak, S. Bensalem, S. Zouari, M. Loulou
International Journal of Electrical and Computer Engineering 3:15 2008 Design of Folded Cascode OTA in Different Regions of Operation through gm/ID Methodology – H. Daoud Dammak, S. Bensalem, S. Zouari, M. Loulou
3 Quadratic Statistical MAX Approximation for Parametric Yield Estimation of Analog/RF Integrated Circuits – Xin Li, Yaping Zhan, Lawrence T. Pileggi
8 Analysis of the impact of process variations on clock skew – Stefano Zanella, Alessandra Nardi, Andrea Neviani, Michele Quarantelli, Sharad Saxena, Carlo Guardiani - 2000
An Application-Level Synthesis Methodology for Multidimensional Embedded Processing Systems – Senior Member, Andrea Galbusera, Marco Stellini
45 Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits – J. A. G. Jess, K. Kalafala, S. R. Naidu, R. H. J. M. Otten, C. Visweswariah - 2003
4 Initial sizing of analog integrated circuits by centering within topology-given implicit specifications – Guido Stehr, Michael Pronath, Frank Schenkel, Helmut Graeb, Kurt Antreich - 2003
6 Performance-centering optimization for system-level analog design exploration – Xin Li, Jian Wang, Lawrence T. Pileggi, Tun-shih Chen, Wanju Chiang - 2005