Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search (2001)

Cached

Download Links

by Frank Schenkel , Michael Pronath , Stephan Zizala , Robert Schwencker , Helmut Graeb , Kurt Antreich
Venue:IEEE DAC
Citations:14 - 1 self

Active Bibliography

2 The Generalized Boundary Curve - A Common Method for Automatic Nominal Design and Design Centering of Analog Circuits – R. Schwencker, F. Schenkel, H. Graeb, K. Antreich - 2000
1 Automatic Design Centering of Analog Integrated Circuits Based On . . . – Robert Schwencker - 1999
Analog Circuit Sizing using Adaptive Worst-Case Parameter Sets – R. Schwencker, F. Schenkel, M. Pronath, H. Graeb - 2002
Defining Cost Functions for Robust IC Design and Optimization – Arpad Bürmen, et al.
Novel Algorithms for Fast Statistical Analysis of Scaled Circuits – Amith Singhee - 2007
CIP-DATA LIBRARY TECHNISCHE UNIVERSITEIT EINDHOVEN – Srinath Robin Naidu
Design of Folded Cascode OTA in Different Regions of Operation through gm/ID Methodology – H. Daoud Dammak, S. Bensalem, S. Zouari, M. Loulou
Quadratic Statistical MAX Approximation for Parametric Yield Estimation of Analog/RF Integrated Circuits – Xin Li, Yaping Zhan, Lawrence T. Pileggi
6 Analysis of the impact of process variations on clock skew – Stefano Zanella, Ra Nardi, Student Member, Student Member, Andrea Neviani, Michele Quarantelli, Sharad Saxena, Senior Member, Carlo Guardiani - 2000
4 Initial sizing of analog integrated circuits by centering within topology-given implicit specifications – Guido Stehr, Michael Pronath, Frank Schenkel, Helmut Graeb, Kurt Antreich - 2003
37 Statistical Timing for Parametric Yield Prediction of Digital Integrated Circuits – J. A. G. Jess, K. Kalafala, S. R. Naidu, R. H. J. M. Otten, C. Visweswariah - 2003
A Methodology for Concurrent Fabrication Process/Cell Library Optimization – Arun N. Lokanathan, Jay B. Brockman, John E. Renaud - 1995
Regular Analog/RF Integrated Circuits Design Using Optimization With Recourse Including Ellipsoidal Uncertainty – Yang Xu, Kan-lin Hsiung, Xin Li, Lawrence T. Pileggi, Stephen P. Boyd - 2008
12 Robust analog/RF circuit design with projection-based posynomial modeling – Xin Li, Padmini Gopalakrishnan, Yang Xu, Lawrence T. Pileggi - 2004
3 Performance-centering optimization for system-level analog design exploration – Xin Li, Jian Wang, Lawrence T. Pileggi, Tun-shih Chen, Wanju Chiang - 2005
4 An Asymptotically Constant, Linearly Bounded Methodology for the Statistical Simulation of Analog Circuits Including Component Mismatch Effects – Carlo Guardiani, Sharad Saxena, Patrick Mcnamara, Phillip Schumaker, Dale Coder - 2000
9 Measurement and Modeling of MOS Transistor Current Mismatch in Analog IC's – Eric Felt, Amit Narayan, Alberto Sangiovanni-vincentelli - 1994
4 Analog integrated circuits for the Lotka-Volterra competitive neural networks – Tetsuya Asai, Masashiro Ohtani, Hiroo Yonezu - 1999
1 Current Mirror Layout Strategies for Enhancing Matching Performance – Mao-feng Lan, Anilkumar Tammineedi, All Geiger - 2001