|
7
|
Model Classifications and Automated Verification
– Radek Pelánek
- 2007
|
|
5
|
Complementarity of Error Detection Techniques
– Radek Pelánek, Pavel Moravec
|
|
11
|
Tackling large verification problems with the Swarm tool
– Gerard J. Holzmann, Rajeev Joshi, Alex Groce
- 2008
|
|
2
|
Verification Manager: Automating the Verification Process by
– Fi Mu, Radek Pelánek, Václav Rosecký, Verification Process, Radek Pelánek, Václav Rosecký
- 2009
|
|
50
|
Automating Software Feature Verification
– Gerard J. Holzmann, Margaret H. Smith
- 2000
|
|
13
|
DiVinE – A tool for distributed verification
– J Barnat, L Brim, I Černá, P Moravec, P Ročkai, P
- 2006
|
|
22
|
BEEM: Benchmarks for explicit model checkers
– Radek Pelánek
- 2007
|
|
2
|
Old trick threatens the newest weapons,” The
– J Markoff
- 2009
|
|
2
|
A PUF piece: Revealing secrets buried deep within your silicon
– B Moyer
|
|
2
|
Complete formal verification of TriCore2 and other processors,” in DVCon
– J Bormann, S Beyer, A Maggiore, M Siegel, S Skalberg, T Blackmore, F Bruno
- 2007
|
|
8
|
FPGA viruses
– I Hadˇzić, S Udani, J M Smith
- 1999
|
|
7
|
Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction. Design Automation Conference
– M N Velev, R E Bryant
- 2000
|
|
13
|
An Introduction to Formal Hardware Verification
– C Seger
- 1992
|
|
55
|
Formal Verification of a Pipelined Microprocessor
– M Srivas, M Bickford
- 1990
|
|
24
|
Formal verification of out-oforder execution using incremental flushing
– J Skakkebaek, R Jones, D Dill
- 1998
|
|
3
|
Self-Referencing: A Scalable Side-Channel Approach for Hardware Trojan Detection
– D Du, S Narasimhan, R Chakraborty, S Bhunia
|
|
81
|
Formal Verification in Hardware Design: A Survey
– Christoph Kern, Mark R. Greenstreet
- 1999
|
|
6
|
Verifying the authenticity of chip designs with the Design Tag system
– T Kean, D McLaren, C Marsh
|
|
242
|
Automatic Verification of Pipelined Microprocessor Control
– Jerry Burch, David Dill
- 1994
|
